

Written by Jonathan Dodge, P.E., Mike Zhu, Shusun Qu and Mike Tian

This document provides application information for the Qorvo® SiC cascode FETs to assist the user in paralleling for higher current operation. Included is a description of key cascode parameters, parallel oscillation, and design guidelines.

Operation at high current often requires direct paralleling of power semiconductor parts. Paralleling discrete parts is often desirable for cost and/or physical layout reasons. The alternative is power modules, but even these use paralleled chips. Included here are common best practices applicable to paralleling voltage-gated power semiconductors of any technology, be it SiC JFET cascode, SiC MOSFET, Si MOSFET, IGBT, etc. Paralleling high gain parts such as a cascode is particularly challenging. These best practices help to achieve successful paralleling of SiC JFET cascodes.

Showing in Figure 1, the cascode is made by series-connecting a normally-on SiC JFET with a low-voltage Si MOSFET. The JFET gate connects directly to the MOSFET source, with the JFET gate resistance part of the JFET chip. The MOSFET drain-source voltage is the inverse of the JFET gate-source voltage so that the cascode has a familiar normally-off characteristic. As explained in the Cascode Primer, a key difference between the cascode and other power transistors is the lack of gate-drain capacitance, once V_{DS} exceeds the JFET threshold voltage. This is because the JFET has no drain-source capacitance, resulting in very fast switching in the cascode configuration. This characteristic in combination parasitic inductances is central to the operation of parallel cascodes.




Figure 1 Cascode structure with stray impedances

Challenges to Paralleling

Static Current Mismatch

Static current mismatch is a mismatch in current between parallel parts after switching transients have settled. This is especially a concern for parts with inherent thermal instability, or in other words, parts with a negative temperature coefficient of on-resistance as in older Si diodes and punch-through IGBTs. Parts with a negative TC can be successfully paralleled if the part-to-part variation (distribution) of on-resistance is sufficiently narrow (binned parts) and margin is added to account for inevitable current mismatch.

There is a widespread myth that a positive temperature coefficient in on-resistance forces uniform current sharing and consequently facilitates paralleling. In reality, a positive TC *only ensures thermal stability*. The belief in the power of a positive TC over current sharing is reinforced by the narrow parameter distributions of modern power semiconductors, including SiC JFETs, SiC MOSFETs, field stop IGBTs, etc. It is parameter distribution and common heat sinking that determine static current sharing.

Dynamic Current Mismatch

Dynamic current mismatch is caused by part-to-part threshold voltage variation that is inherent in MOS-gated and JFET devices, by asymmetry in current loops, and by variation in propagation delay between gate drivers if applicable. A part with lower threshold voltage switches on sooner and off later and consequently has more hard-switching loss. This is more of a concern at very high switching frequencies.



Figure 2 Dynamic current mismatch due to threshold voltage mismatch

Figure 2 shows the dynamic mismatch at turn-on of two parallel cascodes. The current mismatch quickly shrinks, which is typical because steady state current sharing is dominated by $R_{DS(on)}$. Using maximum $R_{DS(on)}$ and $R_{\theta JC}$ datasheet values in calculations provides safety margin to accommodate static and dynamic current mismatch when paralleling.

Parallel Oscillation

Parallel oscillation can be a problem with high gain, fast switching parts. This is especially a concern with the SiC JFET cascode (hereafter known as cascode for short) due to two active devices inside: a low-voltage Si MOSFET and a SiC JFET. Sustained parallel oscillation, as in Figure 3, risks device failure due to exceedingly high switching loss. It can be difficult to observe the oscillation with an oscilloscope. Waveforms can look fine, and within only a couple switching cycles, oscillation can begin. There are various possible causes for this, such as variations in load current, voltages, and temperature. It is mainly caused by the fast switching of the cascode, especially at high current when di/dt and dv/dt become even faster.




Figure 3 Two parallel cascodes going into sustained parallel oscillation during double-pulse testing

Despite the complexity, it is useful to analyze the operation of two parallel cascodes including relevant capacitances and inductances, as shown in Figure 4 for cascodes with a Kelvin-source pin. The TO-247-3L and D2Pak-3L packages have no Kelvin-source pin, and this situation is discussed later.




Figure 4 Two parallel cascodes turning on with dynamic current mismatch

As already mentioned, dynamic current mismatch is practically unavoidable due to variations in threshold voltages, and possibly compounded by asymmetry in the circuit layout. In Figure 4, we can imagine two cascodes switching on, with the one on the left switching on slightly sooner than the one on the right. Higher current in the left cascode causes higher voltage to develop across the left side source inductances. In extreme cases, current in the right cascode can flow momentarily in the reverse direction. In any case, the source voltage mismatch induces current to flow through the Kelvin-source connections, as indicated in Figures 4 and 5.




Figure 5 Top: Kelvin-source current greatly surpasses gate current. Middle and bottom: V_{GS} and I_D of each cascode

Figure 5 shows the simulation results of two parallel UF3SC120009K4S hard-switching on with an inductive load. Each part has a 680 pF plus 4.7 Ω drain-source snubber. One cascode has 10% lower than typical and the other 10% higher than typical threshold voltage for both the JFET and MOSFET, thus inducing dynamic current mismatch. This is a plausible situation, even if unlikely. There is no added Kelvin-source impedance. The top graph shows high peak Kelvin-source current greatly surpassing the cascode gate current. Ideally, the gate and Kelvin-source currents are equal in magnitude (differential). The cascode gate-source voltages in the middle graph show out of phase ringing, a tell-tale indicator of imbalanced gate-source voltages, which under certain circumstances can escalate into a sustained, destructive parallel oscillation. The bottom graph of Figure 5 shows the mismatch in drain currents that ultimately causes the large Kelvin-source current. The dynamic current mismatch settles to near zero steady state.

Source and/or drain inductance mismatch also causes dynamic mismatch. Combining this with random threshold voltage variations can make parallel oscillation occur randomly, especially with a cascode because both JFET and MOSFET threshold voltage variation cause dynamic current mismatch.

A seemingly simple solution is to move all the gate loop resistance to each Kelvin-source connection, or as much as possible if different turn-on/off resistances are used, as shown in Figure 6(b). This can however result in sustained oscillation. Why? The peak Kelvin-source current is certainly reduced by the increased Kelvin-source resistance. However, consider that the charge to/from the gate-drain capacitance of the cascode's MOSFET is through the cascode's gate resistor. Less gate resistance allows higher peak gate current, higher peak dV_{DS}/dt of the MOSFET, and consequently higher peak dV_{GS}/dt of the JFET. Furthermore, the gate resistance provides damping for the MOSFET output capacitance – source inductance and other LC tank circuits. Moving all gate loop resistance to the Kelvin-source connection removes damping from the cascode's MOSFET gate, which combined with a large mismatch in gate versus Kelvin-source current can result in oscillation.

How can we maximize gate damping while minimizing the mismatch between gate and Kelvin-source currents? First, we leave the gate resistance for each cascode in the gate connection instead of in the Kelvin-source connection. We need to maximize damping of each gate, so no common gate resistor should be used, see Figure 6(a). Put all gate resistance in each cascode gate connection. Follow the [User Guide](#) recommendations of gate resistor values for initial testing. Second, we could add a common-mode choke (CMC) or differentially coupled inductors to the gate and Kelvin-source connections, as in Figure 7(a). This forces the gate and Kelvin-source current magnitudes to match more closely. Experiments demonstrated that sustained oscillations were eliminated with a CMC impedance of at least 100 Ω at 10 MHz, such as Pulse AWCU00453226223TT2, or Bourns SRF4530A-220Y, or similar. Exact values are not critical; especially because the CMC has no effect on delay times. Third, snubbers must be installed when paralleling. In addition to reducing switching slew rates, a snubber also damps ringing with the snubber resistor. Hence adding snubbers greatly reduces the likelihood of oscillation. Finally, minimize the gate resistance by relying on the snubbers to set the switching speed as much as possible. This is counterintuitive but is explained in the Cascode Primer. The User Guide gate resistor recommendations are minimal values for clean

switching. Parallel parts can share a common snubber, or there can be a separate snubber for each cascode. The important points are layout symmetry and minimum inductance in the snubber connections.




Figure 6 Things to avoid when paralleling




Figure 7 Recommended paralleling methods with Kelvin-source

Routing of traces can be challenging with common-mode chokes. A ferrite bead on the other hand can be very small and easier to fit in a tight board layout, as in Figure 7(b). A ferrite bead in each Kelvin-source and gate connection works to avoid oscillation, as with a CMC. Unlike the CMC, however, the ferrite beads cause a noticeable increase in delay times. Recommended impedance range is 70 to 400 Ω at 100 MHz, such as Bourns MU2029-301Y. As with the addition of CMCs, prevention of oscillations was demonstrated with a ferrite bead in both the Kelvin-source and gate connections in addition to the usual gate resistor in the gate connection.




Figure 8 Recommended paralleling method without Kelvin-source

Parts Without Kelvin-Source

Paralleling parts without a Kelvin-source pin is possible. In general, however, it is better to parallel parts *with* a Kelvin-source pin because the elimination of load current in part of the gate drive loop greatly reduces gate ringing. Without a Kelvin-source pin, the recommendation is to install a ferrite bead in both the gate and the gate drive return connection to each cascode source, as shown in Figure 8. This drawing is conceptual only. Depending on the gate driver, when using a negative turn-off voltage, the gate drive return may connect to the gate drive power supply instead of directly to the gate driver.

Other Design Tips

As mentioned before, snubbers are usually required with cascodes, and they are especially needed when paralleling. The drain-source snubber reduces switching slew rates, making oscillation less likely to begin. See the [User Guide](#) for more information.

DC link capacitance and decoupling capacitance must be close to the cascodes to minimize inductance. Surface mount ceramic capacitors (DC link) next to the cascodes combined with bulk film and/or aluminum electrolytic capacitors (decoupling) is recommended.

Symmetrical power layout is important. High current, say greater than 100 A, with high di/dt slew rate can magnetically “push” current flowing in adjacent devices and conductors to one side, causing current imbalance and other noise related disturbances.

Sufficient bypass capacitance near the gate driver and its power supply is necessary; insufficient capacitance here can cause oscillations. Surface mount ceramic capacitors are recommended.

Gate traces *can* be long, and because we are generally not dealing with switching frequencies in the MHz range, they can be of different length without impact. Gate traces must however be shielded, preferably by a power plane on an adjacent circuit board layer. Never cross gate traces over power plane boundaries.

Demonstration and Test Results

A demonstration board was designed following the guidelines mentioned above, and test results are shown for four devices:

- UJ4SC075006K4S
- UJ4C075023K4S
- UF3SC120009K4S
- UF3SC120016K4S

Demonstration Board Design

Figure 1 shows the demonstration and test setup, there are one half bridge topology power board with two devices in parallel and one gate driver board.





Figure 1 Demostration Board and Test Setup Picture

This demonstration adapts the recommendations of symmetric design of both power loop and gate drive circuits. Also, the DC link capacitor and the decoupling capacitors are symmetrical to minimize the commutation loop.

Figure 3 gives the schematics of demonstration design, the ferrite beads and common-mode choke are implemented (options) for exploration of effects under different conditions.




Figure 2 Demostration design schematics




Figure 3 Demostration design schematics

Figure 4 shows the PCB layout of the power board:




Figure 4 Demostration Power Board PCB layout

Figure 5 shows the demonstration design of device RC snubber and gate circuit layout, the key of this design example is to minimize the RC snubber distance to device and symmetric layout of gate circuit for devices in parallel.




Figure 5 RC snubber and gate circuits layout example

Test Results

Figure 6 to Figure 9 show the test results SiC FET paralleling of this demonstration design, with ferrite beads on both gate and Kelvin-source.




Figure 6 Waveforms of Switching-UJ4SC075006K4S




Figure 7 Waveforms of Switching-UJ4C075023K4S




Figure 8 Waveforms of Switching-UF3SC120009K4S




Figure 9 Waveforms of Switching-UF3SC120016K4S

Emulated Mismatch of Gate Threshold

Usually, this mismatch is unavoidable because of the difference, even slight, between real value of each device and typical value in the datasheet. Therefore, to test the effectiveness of ferrite bead and common-mode choke on gate circuit, a mismatched gate threshold level was emulated by varying the individual gate resistance (one with 6.8Ohm and another one is 6.2Ohm) based on UJ4SC075006K4S. Figure 10 to Figure 14 show the waveforms with different measures to mitigate the emulated unmatched gate threshold.




Figure 10 Varied gate resistance to emulate gate threshold mismatch (No ferrite bead)




Figure 11 With ferrite bead on gate




Figure 12 With ferrite bead on Kelvin-source




Figure 13 With ferrite bead on both gate and Kelvin-source




Figure 14 Common-mode choke on gate circuit

From the above test results we can see, common-mode choke on gate circuit is the best way to mitigate the negative effects of VGS and VDS, when the devices have an unavoidable gate threshold mismatch.

Emulated Mismatch of Layout

A symmetrical layout is also an important point for paralleling devices, because asymmetrical layout will cause the difference of drain trace inductance (L_d) and source trace inductance (L_s) of different branches, which will lead to dynamic current mismatch or transient oscillation. Also, whether the position of decoupling capacitor (C_d) is symmetrical in layout is also a factor. Therefore, to test the effectiveness of ferrite bead and common-mode choke on gate circuit, a mismatched L_d/L_s of layout was emulated by varying the length of drain/source lead based on UF3SC120009K4S, and different positions of C_d in layout were compared as well. Figure 14 shows the positions of L_d , L_s and C_d . Figure 15 to Figure 19 show the waveforms with different measures to mitigate the negative influences of asymmetrical layout.




Figure 14 Positions of L_d , L_s and C_d




Figure 15 L_d unbalance with ferrite bead on both gate and Kelvin-source (DC link 400V, $I_d = 8A$)




Figure 16 L_s unbalance with ferrite bead on both gate and Kelvin-source (DC link 400V, $I_d = 6A$)




Figure 17 Asymmetrical position of Cd with ferrite bead on both gate and Kelvin-source (DC link 800V, Id = 100A)




Figure 18 Asymmetrical position of Cd with CMC on both gate and Kelvin-source (DC link 800V, Id = 100A)




Figure 19 Symmetrical position of Cd with CMC on both gate and Kelvin-source (DC link 800V, Id = 100A)

Figure 15 shows the large dynamic current mismatch caused by very unbalanced Ld. Ld-unbalance can only be solved by symmetrical layout design itself. Figure 16 shows the dynamic current mismatch caused by unbalanced Ls. We didn't set too much unbalanced Ls in this test to avoid the damage of the devices, because Ls will affect not only the power loop but also the gate loop. Ls-unbalance can be solved by the following way: making the layout design symmetrical and adding ferrite bead or common-mode choke (CMC). Adding ferrite bead can solve the Ls unbalance, but not as effective as CMC. Also, compared to CMC, ferrite bead will slow down the device and add switching loss. Therefore, we recommend to use CMC, with a symmetrical layout design for real parallel applications.

After Ld and Ls are balanced, Figure 17 shows the dynamic current mismatch caused by unbalanced Cd, still using ferrite bead in this case. Compared to Figure 17 and Figure 18, we can see that CMC on gate circuit works better than ferrite bead on balancing the current

mismatch as well as the V_{gs} voltage. Also, again, compared to CMC, ferrite bead will slow down the device and add switching loss. But there is an important point we need to notice: CMC can only eliminate the V_{gs} voltage mismatch but can't eliminate the current mismatch. For the current mismatch, CMC can only mitigate it. Therefore, as Figure 19 shows, if we want to eliminate the current mismatch, the only way is placing the C_d as close and symmetrical as possible to the parallel half-bridges. Therefore, again, we recommend to use CMC, with a symmetrical layout design for real parallel applications.

Best Practices of Design and Test

- Device snubbers are required for successful paralleling of SiC FETs, showing in Figure 20. Starting values are recommended in [User Guide](#).




Figure 20 Device drain-to-source snubber and bus snubber are required for successful paralleling SiC FETs

- Symmetric layout is critical, it was verified by tests that the asymmetric drain & source stray inductances and the position of decoupling capacitors can cause high switching current difference.
- Common-mode choke on gate and source loop is the most effective way to eliminate the transient current mismatch or transient oscillation if the little mismatch of gate threshold and the little asymmetrical layout are unavoidable.
- Ferrite core (toroid) current transformer (CT) is not recommended because it will cause unbalanced drain stray inductance, because of the mutual inductance between lead and core. Rogowski coil current probe should be used for current measurement, shown in Figure 21.




Figure 21 Current measurement method, Left: Ferrite core CT (not recommended); Right: Rogowski coil

- For voltage measurement, differential probe is not recommended because of its big loop of lead and wire (will add loop inductance), recommend to use passive probe with small loop inductance like shown in Figure 22.




Figure 22 Voltage probe, Left: differential probe (not recommended); Right: Passive probe with short loop

- Common mode noise is easy to be coupled into the gate to source signal measurement because the high dv/dt , one way to filter out this noise is to add ferrite core on to the voltage probe cables, and twist these cables, as shown in Figure 23.



Figure 23 Filtering common mode gate to source noise with ferrite core on twisted wires

Summary

Despite their high gain and switching slew rates, SiC JFET cascodes can be successfully paralleled by following the guidelines outlined in this application note. Although only two parallel parts were discussed, these parallel guidelines apply to any number of parallel parts. Finally, these guidelines apply not only to cascodes, but also to any other type of voltage-gated power transistors.

For applications like high power inverter which need more than two discrete in parallel, low dv/dt required and device RC snubber is not appreciated, Qorvo recommends using the Combo-FET device. Details refer to [Latest Power Solutions topics - Qorvo Tech Forum](#).

Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: www.qorvo.com

Tel: 1-844-890-8163

Email: customer.support@qorvo.com

Important Notice

The information contained in this Data Sheet and any associated documents ("Data Sheet Information") is believed to be reliable; however, Qorvo makes no warranties regarding the Data Sheet Information and assumes no responsibility or liability whatsoever for the use of said information. All Data Sheet Information is subject to change without notice. Customers should obtain and verify the latest relevant Data Sheet Information before placing orders for Qorvo® products. Data Sheet Information or the use thereof does not grant, explicitly, implicitly or otherwise any rights or licenses to any third party with respect to patents or any other intellectual property whether with regard to such Data Sheet Information itself or anything described by such information.

DATA SHEET INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo® products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death. Applications described in the Data Sheet Information are for illustrative purposes only. Customers are responsible for validating that a particular product described in the Data Sheet Information is suitable for use in a particular application.

© 2020 Qorvo US, Inc. All rights reserved. This document is subject to copyright laws in various jurisdictions worldwide and may not be reproduced or distributed, in whole or in part, without the express written consent of Qorvo US, Inc. |

QORVO® is a registered trademark of Qorvo US, Inc.