



### Product Description

The QPB9350 is a highly integrated Rx front-end module targeted for high performance macro base station receivers. The RX VGA SiP (receive variable gain amplifier system in package) integrates high performance first stage low noise amplifiers (LNA), digital step attenuators (DSA), second stage LNA in a dual channel configuration. Power down capability for the amplifiers can be controlled through dedicated shutdown pins for each channel.

The LNAs utilize Qorvo's high performance E-pHEMT process to provide 0.4 dB noise figure for the first stage LNA. Gain control is implemented through a 31 dB range DSA in 1 dB steps.

The QPB9350 is packaged in a RoHS-compliant, compact 5 x 5 mm 32 pin surface-mount leadless package.

### Functional Block Diagram



32 Pin 5 X 5 mm Leadless SMT Package

### Product Features

- 0.4 – 1.0 GHz Frequency Range
- Integrates LNAs, DSA
- Dual Channel Configuration
- Integrated Shutdown Capability
- LNA1: 0.4 dB NF, 23 dB Gain, 37 dBm OIP3
- 31 dB Gain Control Range, 1 dB Step Size
- +5 V Supply Voltage
- SPI Control Interface
- +1.8 V Logic compatible

### Applications

- Wireless Infrastructure
- Diversity Receivers
- TDD or FDD systems

### Ordering Information

Part No.	Description
QPB9350TR13	2500 pieces on a 13" reel
QPB9350EVB	0.7-1.0 GHz Evaluation Board

### Absolute Maximum Ratings

Parameter	Range / Value	Units
Storage Temperature	-55 to 150	°C
RF Input Power, CW, 50Ω, T=25°C	+20	dBm
Supply Voltage (V <sub>DD</sub> ) Pins 10, 16, 24, 25, 31	6	V
Reverse Supply Voltage	-0.3	V

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device.

### Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Supply Voltage (V <sub>DD</sub> )	+3.3	+5.0	+5.25	V
T <sub>CASE</sub>	-40		+105	°C
T <sub>j</sub> for > 10 <sup>6</sup> hours MTTF			+190	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions. Application of conditions to the device outside the Recommended Operating Conditions may reduce device reliability and performance.

### Electrical Specifications: Overall Module

Test conditions unless otherwise noted: V<sub>DD</sub>=+5 V, Temp.=+25 °C, 50 Ω system

Parameter	Conditions	Min	Typ	Max	Units
Operational Frequency Range		400		1000	MHz
Channel Isolation			40		dB
Current	All 4 LNAs (On state)		310	400	mA
	LNA in Off state (per LNA)		3		mA
	SPI+DSA (pin 24)		3		mA
Control Voltage (pins 18 & 23)	V <sub>high</sub> (OFF State)	1.17		3.0	V
	V <sub>low</sub> (ON State)	0		0.63	V
Switching Speed <sup>(1)</sup>	LNAs OFF to ON		80		ns
	LNAs ON to OFF		80		ns
Thermal Resistance, θ <sub>jc</sub>	Junction to backside paddle		15		°C/W

Notes:

1. Control voltage at pins 18 & 23.

### Electrical Specifications: LNA1

Test conditions unless otherwise noted: V<sub>DD</sub>=+5 V, Temp.=+25 °C, 50 Ω system

Parameter	Conditions	Min	Typ	Max	Units
Test Frequency			900		MHz
Gain		21.5	23.0	24.3	dB
Input Return Loss	With external matching		17		dB
Output Return Loss			13		dB
Output P1dB			+22.5		dBm
Output IP3	P <sub>out</sub> = +5 dBm/tone, Δf = 1MHz	+32	+36.5		dBm
Noise Figure			0.4	0.6	dB
LNA1 Current	On state		77		mA
	Off state		4.2		mA

### Electrical Specifications: DSA + LNA2

Test conditions unless otherwise noted:  $V_{DD}=+5\text{ V}$ ,  $\text{Temp.}=+25\text{ }^{\circ}\text{C}$ ,  $50\text{ }\Omega$  system

Parameter	Conditions	Min	Typ	Max	Units
Test Frequency			900		MHz
Gain	Max gain setting	20.0	21.5	22.4	dB
Gain Control Range			31		dB
Gain Control Step Size			1		dB
Attenuation Accuracy	Major states	+/- (0.5 + 5% of attenuation level)			dB
Input Return Loss	With external matching		18		dB
Output Return Loss			15		dB
Output P1dB			+21.5		dBm
Output IP3	$P_{out} = +5\text{ dBm/tone}$ , $\Delta f = 1\text{ MHz}$	+35	+38.5		dBm
Noise Figure	Max gain setting		1.7	2.15	dB
LNA2 Current	On state		78		mA
	Off state		4.2		mA
Attenuation Settling Time	To 10% of target attenuation level		520		ns

## Serial Control Interface Register Definitions

Register Address	Bit	Description	Notes
0x00	All	Not cleared by soft reset.	Mirror register [7:4] = [0:3] to accommodate MSB or LSB first designs
0x00	7	Soft Reset	Register 0x00 not cleared by soft reset. 1'b1 Reset active. Registers 0x02 through 0x12 will be set to Defaults values. 1'b0 (Default)
	6	LSB/MSB First	Ignored since the design is MSB first only
	5	Address Ascend/Descend	Ignored since design is Address Ascend only
	4	SDO Active	Used to configure the optional SDO port. 1'b1 SDO Port active (4-wire mode) 1'b0 SDO inactive (3-wire mode). (Default)
	[3:0]	Mirror of [7:4] – (Not Used)	Ignored since the design is MSB first only
0x01	All	Not cleared by soft reset (0x00)	
	7	Single Instruction Enable	1'b1 -> Single byte mode 1'b0 -> Streaming mode (Default). Data wrapping supported in streaming mode (address to 0x12 to 0x00).
	6	Unused	
	5	Read back active/buffered registers	A mux is used to select which of the two data registers is used for read back. 1'b1-> read back from buffer. 1'b0 -> read back from active register (Default)
	[4:0]	Unused	
0x02	All	Cleared by soft reset (0x00). Double-buffered.	Output updated only on assertion of the transfer bit.
	[7:2]	User defined	Default = 0.
	[1:0]	Power Mode	2'b00 – Normal operation mode, (Default) 2'b01 – not supported. 2'b10 –not supported. 2'b11– Sleep mode with lowest power dissipation, which is characterized by chip inactivity except for the SPI port. DSAs=min attenuation. Equivalent of setting registers 0x10 = 1, 0x11 = 1.
0x03	[7:0]	Chip Type [7:0]	Read-only. Qorvo-defined chip types. Value = 0x03 8'b 00000011
0x04	[7:0]	Chip ID [7:0]	Read-only. Qorvo-defined chip ID. Value = 0x01=QPB9350 8'b 00000001
0x05	[7:0]	Chip ID [15:8]	Read-only. Qorvo-defined chip ID. Default=0x00.
0x06	[7:0]	Chip Version	Read-only. Qorvo-defined chip version.
0x07 to 0x0B	[7:0]	Unconnected	Read back will be 0x00.
0x0C	[7:0]	Vendor ID [7:0]	Read-only. 0x9A (Qorvo USB ID = 0x259A)
0x0D	[7:0]	Vendor ID [15:8]	Read-only. 0x25 (Qorvo USB ID = 0x259A)
0x0E	[7:0]	Unconnected	Read back will be 0x00.

## Serial Control Interface Register Definitions (contd.)

Register Address	Bit	Description	Notes
0x0F	[7:1]	Unused	Can be written and read back but has no functionality. Default = 0.
	[0]	Transfer Bit	1'b1 -> Transfer buffer to active registers 1'b0 -> (Default) This bit is self-clearing once the transfer has taken place.
0x10	[7:5]	Unused	Can be written and read back but has no functionality. Default = 0.
	[4:0]	DSA_M Control	5-bit DSA control, main channel. MSB=bit [4], LSB = bit [0]. LSB Step Size =1dB 5'b 00000 = 31 dB 5'b 11111 = 0 dB (Default)
0x11	[7]	General Purpose Output – Ext. Component Control	Can be written and read back but it has no functionality. Default = 0.
	[6:5]	Unused	Can be written and read back but has no functionality. Default = 0.
	[4:0]	DSA_D Control	5-bit DSA control, diversity channel. MSB=bit [4], LSB = bit [0]. LSB Step Size =1dB 5'b 00000 = 31 dB 5'b 11111 = 0 dB (Default)
0x12	[7:0]	Unused	Can be written and read back, but it has no functionality. Default = 0

## Electrical Specifications – Serial Control Interface

Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Units
V <sub>IL</sub>	Input Voltage for Low State	-0.2		0.5	V
V <sub>IH</sub>	Input Voltage for High State	1.2		V <sub>DD_SPI</sub>	V
V <sub>OL</sub>	Output Voltage for Low State			0.3	V
V <sub>OH</sub>	Output Voltage for High State			V <sub>DD_SPI</sub>	V
I <sub>IN</sub>	Digital Input Current (V <sub>IH</sub> = V <sub>DD_SPI</sub> for High State and 0V for Low State)		+/- 0.95		µA
T <sub>rs</sub>	Power up reset time		< 500		µS
T <sub>r</sub>	V <sub>DD_SPI</sub> Supply ramp time <sup>(2)</sup>		> 10		µS
I <sub>DD_SPI</sub>	Input Current		< 8		mA

**Notes:**

1. Test conditions unless otherwise noted: V<sub>DD\_SPI</sub>=+5 V, Temp.=+25 °C
2. It is recommended that V<sub>DD\_SPI</sub> be turned on first before the serial lines signals.

The diagram illustrates the timing for two operations: Single Register Write and Single Register Read. Both operations are triggered by a CS1 signal transition from high to low.

**Single Register Write:**

- CS1:** Active-low signal, transitions from high to low at the start of the write operation.
- SCLK:** Serial clock signal, shown as a periodic square wave.
- SDI:** Serial Data In. The first bit is 'X' (unknown). The next bit is 'W' (Write). This is followed by 15 data bits labeled A14 through A0. The final bit is 'X'.
- SDO:** Serial Data Out, shown as a low-impedance state (Z) throughout the write operation.

**Single Register Read:**

- CS1:** Active-low signal, transitions from high to low at the start of the read operation.
- SCLK:** Serial clock signal, shown as a periodic square wave.
- SDI:** Serial Data In. The first bit is 'X' (unknown). The next bit is 'R' (Read). This is followed by 15 data bits labeled A13 through A0. The final bit is 'X'.
- SDO:** Serial Data Out. The signal is in a low-impedance state (Z) until the start of the read operation. During the read, it outputs 8 data bits labeled D7 through D0. It returns to a low-impedance state (Z) after the final data bit.

The diagram illustrates the timing relationships for the CS1, SCLK, SDI, and SDO signals. Key parameters shown include:


- $t_s$ : Setup time for CS1 before SCLK.
- $t_{DS}$ : Delay from SCLK to SDI.
- $t_{CLK}$ : Clock period.
- $t_{HIGH}$  and  $t_{LOW}$ : Clock high and low times.
- $t_{OH}$ : Output hold time for SDI.
- $t_C$ : Capture time for CS1.
- $t_{OV}$ : Output valid time for SDO.

Data bits are labeled as BIT N, BIT N-1, BIT 1, and BIT 0.

Parameter	Description	Min	Max
t <sub>ds</sub>	SDI to SCLK rising edge setup	10ns	
t <sub>dh</sub>	SCLK rising edge to SDI hold	10ns	
t <sub>clk</sub>	Period of SCLK	50ns	
t <sub>high</sub>	High width of SPI CLK	25ns	
t <sub>low</sub>	Low width of SPI CLK	25ns	
t <sub>s</sub>	CS falling edge to SCLK rising edge, setup time	10ns	
t <sub>c</sub>	SCLK falling edge to CS rising edge, hold time	20ns	
t <sub>dv</sub>	SCLK falling edge to valid readback data, SDIO/SDO, t <sub>dv</sub>	20ns	

Datasheet, Rev G, November 7, 2024 | Subject to change without notice

### QPB9350 Evaluation Board Schematic and Layout





# QPB9350

## 0.4 – 1.0 GHz Dual Channel Rx VGA

### Bill of Material – QPB9350EVB (700 – 1000 MHz)

Reference Des.	Value	Description	Manuf.	Part Number
U1		0.4 -1.0 Dual channel DVGA	Qorvo	QPB9350
L7, L9	18 pF	CAP, 5%, 50V, HI-Q, 0402	Murata	GJM1555C1H180JB01D
C20	0.01 uF	CAP, 10%, 50V, X7R, 0402	Murata	GCM155R71H103KA55D
C30, C31, C32, C33	0.1 uF	CAP, 10%, 50V, X5R, 0402	AVX	04025D104KAT2A
C8, C14, C18, C22	1 uF	CAP, 10%, 25V, X6S, 0402	Murata	GRM155C81E105KE11D
C29	4.7 uF	CAP, 20%, 10V, X5R, 0.65mm, 0402	Murata	GRM155R61A475MEAAD
C6, L12, C13, C19, C23, L17, C28, C34, C40, R1, R2	100 pF	Cap, 5%, 0402, NP0, 50V, NISN	TDK	C1005C0G1H101J050BA
R5, R6, R9, R10, R3, R4, R13, R14, C1, C38	0 $\Omega$	RES, 5%, 1/10W, 0402	Various	
L16	2.7 nH	IND, +/-0.2nH, W/W, 0402	Murata	LQW15AN2N7C00D
C10, C17	6.2 nH	IND, +/-0.2nH, W/W, 0402	Murata	LQW15AN6N2C00D
C2, C3	10 nH	IND, 3%, 500mA, W/W, 0402	Murata	LQW15AN10NH00D
C35, C39	15 nH	IND, 3%, W/W, 0402	Murata	LQW15AN15NH00D
L15	2.2 nH	IND, +/-0.2nH, W/W, 0402	Murata	LQW15AN2N2C10D
L5, L6, L11, L13	36 nH	IND, 2%, W/W, HI-Q, 0402	Murata	LQW15AN36NG00D
C36, C37, C11, C16, C12, C25, L14, R16	NA	Not Populated	NA	NA



### Typical Performance – QPB9350EVB (700 – 1000 MHz)

Test conditions unless otherwise noted:  $V_{DD} = +5\text{ V}$ , Temp =  $+25^\circ\text{C}$


Parameter	Conditions	Typical Values				Units
Frequency		700	800	900	1000	MHz
Gain	LNA1	24.8	23.8	22.8	21.8	dB
Input Return Loss		24.6	24.9	17.2	13.3	dB
Output Return Loss		12.8	12.8	12.8	12.8	dB
Noise figure <sup>(1)</sup>		0.44	0.40	0.35	0.46	dB
OIP3 <sup>(2)</sup>		36.2	36.5	36.9	37.0	dBm
Input P1dB		22.9	22.9	23.0	23.0	dBm
Gain	DSA + LNA2	23.2	22.3	21.5	20.6	dB
Input Return Loss		32.3	22.7	19.8	18.2	dB
Output Return Loss		15.2	15.7	16.5	16.7	dB
Noise figure <sup>(1)</sup>		1.97	1.85	1.72	1.75	dB
OIP3 <sup>(2)</sup>		37.0	37.6	38.4	39.1	dBm
Input P1dB		22.0	21.8	21.9	21.8	dBm
Cross Isolation		40.1	46.8	44.8	46.0	dB

Notes:

1. Input trace loss de-embedded from NF data.
2. Pout/tone = 0 dBm,  $\Delta f = 1\text{ MHz}$

### Performance Plots – QPB9350EVB (700 – 1000 MHz)

Test conditions unless otherwise noted:  $V_{DD} = +5\text{ V}$ .




Notes:

1. Trace loss de-embedded from Noise Figure data. NF data at  $-40^\circ\text{C}$  may have  $\pm 0.1\text{ dB}$  measurement uncertainty.


### Performance Plots – QPB9350EVB (700 – 1000 MHz) Continued

Test conditions unless otherwise noted:  $V_{DD} = +5\text{ V}$ .




- Notes:
- Trace loss de-embedded from Noise Figure data.
  - Cross Isolation is defined as  $S_{21}-S_{41}$  or  $S_{43}-S_{23}$ , where Port 1 is RF\_IN\_M Port 2 is LNA2\_OUT\_M, Port3 is RF\_IN\_D & Port4 is LNA2\_OUT\_D.

### Pin Configuration and Description



Pin No.	Label	Description
2, 9, 11, 12, 14, 15, 17, 19, 20, 21, 22, 26, 27, 29, 30, 32	GND	RF/DC Ground. Pins internally grounded.
1	RFIN_M	LNA1 input for main channel. Band-specific matching circuit can be employed to optimize performance. External DC block required.
3	SCLK	Serial Clock
4	CSB	Chip select bit
5	SDIO	Serial input data. Connect the pin with a pull up resistor (4.7k recommended)
6	SDO	Serial Output Data. Connect the pin with a pull up resistor. ((4.7k recommended)
7	NC	No Internal connection. Can be grounded for mounting integrity.
8	RFIN_D	LNA1 input for diversity channel. Band-specific matching circuit can be employed to optimize performance. External DC block required.
10	LNA1_OUT_D	LNA1 output and DC bias on diversity channel. Band-specific matching circuit can be employed to optimize performance. External choke and DC block required.
13	DSA_IN_D	RF input to DSA on main channel. Band-specific matching circuit can be employed to optimize performance. External DC block required.
16	LNA2_OUT_D	LNA2 output and DC bias on diversity channel. Band-specific matching circuit can be employed to optimize performance. External choke and DC block required.
18	VPD_D	Power down control pin for LNAs on diversity channel for TDD operation.
23	VPD_M	Power down control pin for LNAs on main channel for TDD operation.
24	VDD_SPI	DC supply pin to SPI chip. Recommend turning this ON before the serial lines come ON.
25	LNA2_OUT_M	LNA2 output and DC bias on main channel. Band-specific matching circuit can be employed to optimize performance. External choke and DC block required.
28	DSA_IN_M	RF input to DSA on diversity channel. Band-specific matching circuit can be employed to optimize performance. External DC block required.
31	LNA1_OUT_M	LNA1 output and DC bias on main channel. Band-specific matching circuit can be employed to optimize performance. External choke and DC block required.
Backside Paddle	GND	RF/DC ground. Use recommended via pattern to minimize inductance and thermal resistance. See PCB Mounting Pattern for suggested footprint.


### Package Marking and Dimensions



#### Notes:

1. All dimensions are in millimeters. Angles are in degrees.
2. Dimension and tolerance formats conform to ASME Y14.4M-1994.
3. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.

### Recommended PCB Layout Pattern




#### Notes:


1. All dimensions are in millimeters. Angles are in degrees.
2. Use 1 oz. copper minimum for top and bottom layer metal.
3. Via holes are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25 mm (0.01").
4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.

## Tape and Reel Information – Carrier and Cover Tape Dimensions

Tape and reel specifications for this part are also available on the Qorvo website.  
Standard T/R size = 2500 pieces on a 13" reel.




Feature	Measure	Symbol	Size (in)	Size (mm)
Cavity	Length	A0	0.209	5.30
	Width	B0	0.209	5.30
	Depth	K0	0.051	1.30
	Pitch	(P1)	0.315	8.00
Centerline Distance	Cavity to Perforation - Length Direction	(P2)	0.079	2.00
	Cavity to Perforation - Width Direction	(F)	0.217	5.50
Carrier Tape	Width	(W)	0.472	12.0
Cover Tape	Width	(C)	0.362	9.20



## Tape and Reel Information – Reel Dimensions

Tape and reel specifications for this part are also available on the Qorvo website.  
Standard T/R size = 2500 pieces on a 13" reel.



Feature	Measure	Symbol	Size (in)	Size (mm)
Flange	Diameter	A	12.992	330
	Thickness	W2	0.717	18.2
	Space Between Flange	W1	0.504	12.8
Hub	Outer Diameter	N	4.016	102.0
	Arbor Hole Diameter	C	0.512	13.0
	Key Slit Width	B	0.079	2.0
	Key Slit Diameter	D	0.787	20.0

### Handling Precautions

Parameter	Rating	Standard
ESD – Human Body Model (HBM)	1B	ESDA / JEDEC JS-001-2012
ESD – Charged Device Model (CDM)	C3	JEDEC JESD22-C101F
MSL – Moisture Sensitivity Level	3	IPC/JEDEC J-STD-020



Caution!  
ESD-Sensitive Device

### Solderability

Compatible with both lead-free (260°C max. reflow temp.) and tin/lead (245°C max. reflow temp.) soldering processes. Solder profiles available upon request.

Contact plating: Electroless NiPdAu (*Thickness: Ni(0.40 ± 0.10 μm), Pd(0.145 ± 0.035 μm), Au(0.095 ± 0.025 μm)*)

### RoHS Compliance

This part is compliant with the 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment) as amended by Directive 2015/863/EU. This product also has the following attributes:

- Product uses RoHS Exemption 7c-I to meet RoHS Compliance requirements.
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- PFOS Free
- SVHC Free

### Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: [www.qorvo.com](http://www.qorvo.com)  
Tel: 1-844-890-8163  
Email: [customer.support@qorvo.com](mailto:customer.support@qorvo.com)

### Important Notice

The information contained herein is believed to be reliable. Qorvo makes no warranties regarding the information contained herein. Qorvo assumes no responsibility or liability whatsoever for any of the information contained herein. Qorvo assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2024 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.