


4

1

3

2

LAYER STACK LEGEND

B

NOTES: UNLESS OTHERWISE SPECIFIED)

1. BOARD FABRICATION METHODS MUST COMPLY WITH:
FABRICATE IN ACCORDANCE WITH IPC-6018B; per IPC-6011, CLASS 2.

2. ARTWORK FORMAT:
GERBER 274X
GERBER DATA SUPPLIED WITH DESIRED FINAL TRACE WIDTHS. PROCESS COMPENSATION TRACE WIDTH ADJUSTMENTS TO BE DONE BY PCB FABRICATOR

3. FINISH PLATING:
METAL 1 (TOP) AND METAL 2 (BOTTOM):
ENIG (ELECTROLESS NICKEL/IMMERSION GOLD):

IMMERSION GOLD per IPC-4552, 3 - 10 µin (0.08 - 0.25µm)
ELECTROLESS NICKEL per IPC-4552, 118 - 236µin (3 - 8µm)

4. FINISHED BOARD THICKNESS: (SEE LAYER STACKUP) $\pm 10\%$

5. COPPER IS PULLED BACK 0.03in. GROUND PLANE ONLY FROM EDGE OF BOARD ON METAL 1 (TOP) AND METAL 2 (BOTTOM). NO PULL BACK ON TAPER. THESE VALUES ARE CRITICAL AND MUST BE INSPECTED.

6. TOLERANCE: PC BOARD OUTLINE: $\pm 0.005in$.

7. BURRS SHALL NOT EXCEED 0.002in.

8. VIA PLATING/FILLING:

A. ALL 0.006in VIAS UNDER THE DUT ARE TO BE COPPER-FILLED, OVER-PLATED AND PLANARIZED. FINISHED COPPER THICKNESS TO BE $0.0014 \pm 0.0004in$.

B. ALL OTHER PLATED THRU HOLES TO BE PLATED TO $0.0007 \pm 0.0004in$. MIN. THICKNESS.

9. CONDUCTOR WIDTHS AND SPACING TO BE WITHIN 0.001in. OF CAD DATABASE.

10. SOLDERMASK IN PLATED-THRU HOLES IS ACCEPTABLE AS LONG AS IT DOES NOT EXIST ON BACKSIDE OF BOARD.

11. ALL HOLES TO BE LOCATED WITHIN ± 0.001 OF CAD DATABASE.

12. NO VENDOR MARKING OR SERIALIZATION ALLOWED.


13. DELIVER BOARDS BAGGED AS: SINGLES

14. NO ELECTRICAL TEST NEEDED.

**SUPPLIER MUST SEND EMAIL TO EVBHOLD@QORVO.COM IF JOB IS PLACED ON HOLD
SUPPLIER SHALL SEND A COPY OF FINAL WORKING GERBERS TO CEADS@QORVO.COM**

B

A



A

* FOR MULTIPLE DRILL PROCESS JOBS SEE: *.DRL, *.DR1, *.DR2, etc.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES

SAP MATERIAL NUMBER:
302727

Qorvo
TM

TITLE:
**QPA1111 EVALUATION PCB
DESIGN PACKAGE**

SIZE: B
DOCUMENT NUMBER: QPA1111-4000
PROTOTYPE INSTANCE: N/A
REV. A
SCALE: 2:1

FOR-001324 REV D

Drill Table

Symbol	Count	Hole Size	Plated	Drill Layer Pair
A	193	0.0060	Plated	Top Layer - Bottom Layer
B	259	0.0100	Plated	Top Layer - Bottom Layer
C	186	0.0120	Plated	Top Layer - Bottom Layer
F	4	0.0900	Plated	Top Layer - Bottom Layer
D	8	0.1000	Plated	Top Layer - Bottom Layer
E	2	0.1200	Plated	Top Layer - Bottom Layer
	652 Total			

4

3

1

A

INTERPRET DRAWING
PER ANSI/ASME Y14.5 - 2009



PDR CONTROLLED
THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

Current Date & Time: 12/17/2022 10:40

2


1

1
2
3
4

SUPPLIER MUST SEND EMAIL TO EVBHOLD@QORVO.COM IF JOB IS PLACED ON HOLD
SUPPLIER SHALL SEND A COPY OF FINAL WORKING GERBERS TO CEADS@QORVO.COM

ASSEMBLY NOTES:

15. WORMKINSHIP & SOLDER PER IPC-A-610C, CLASS 2.
16. QORVO DEVICES (DUT) MAY REQUIRE BAKING PER IPC/JEDEC J-STD-020 FOR A MINIMUM OF 24 HOURS AT 125-150 DEGREES C. ASSEMBLY MUST TAKE PLACE WITHIN 12 HOURS OF BAKE COMPLETION.
17. MANUFACTURERS' PART NUMBERS ARE SUBJECT TO CHANGE BY THE MANUFACTURERS FOLLOWING THE ISSUE OF THIS DOCUMENT, AND ARE THEREBY INCLUDED FOR REFERENCE ONLY. CONTACT QORVO CORORATE ENGINEERING MATERIALS WITH QUESTIONS REGARDING SPECIFIC MANUFACTURERS' PART NUMBERS.
18. TAKE CARE NOT TO ADD TOO MUCH SOLDER WHEN ASSEMBLING J1 AND J2 (IF PRESENT).



B

A

Qorvo

TM
QPA1111 EVALUATION PCB
DESIGN PACKAGE

SIZE: B DOCUMENT NUMBER: QPA1111-4000 PROTOTYPE: N/A REV. A
SHEET 2 OF 5 CAD: ALTOUM DESIGNER INSTANCE: N/A SCALE: 2:1

FOR-001324 REV D

* FOR MULTIPLE DRILL PROCESS JOBS SEE: *.DRL, *_DR1, *_DR2, etc.

SAP MATERIAL NUMBER:
302727

TITLE:

11-28-22

DATE:

PDE CONTROLLED

APPROVAL AND RELEASE

RECORDS MAINTAINED IN PDE

ENGR. P. LITMANEN

DESIGNER T. THOMAS

INTERPRET DRAWING

PER ANSI/ASME Y14.5-2009

THIRD ANGLE PROJECTION

DO NOT SCALE DRAWING

Current Date & Time: 12/17/2022 10:40
1
2
3
4

1

B

A