

1

2

3

4

B

LAYER STACK LEGEND

Material	Layer	Thickness	Dielectric Type	Material Type	Comment
Surface Material	SILKSCREEN_TOP	0.0004in	Solder Resist	Legend	HIGH TEMPERATURE, NON-CONDUCTIVE, WHITE EPOXY BASED INK.
Copper	SOLDERMASK_TOP	0.0014in	Signal	Solder Mask LPI (LIQUID PHOT-O-IMAGEABLE) OR LDI (LASER DIRECT IMAGEABLE), GREEN.	
Core	METAL1_TOP	0.0060in	Dielectric	FINISH THICKNESS=0.5oz COPPER CLADDING + SURFACE PLATING/VIA PLATING/FINISH	
Copper	METAL2_BOT	0.0014in	Signal	FINISH THICKNESS=0.5oz COPPER CLADDING + SURFACE PLATING/VIA PLATING/FINISH	
Finished board thickness: 0.0112in					

NOTES: (UNLESS OTHERWISE SPECIFIED)

1. BOARD FABRICATION METHODS MUST COMPLY WITH:
FABRICATE IN ACCORDANCE WITH IPC-6018, per IPC-6011, CLASS 2.
2. ARTWORK FORMAT:
GERBER 274X
GERBER DATA SUPPLIED WITH DESIRED FINAL TRACE WIDTHS. PROCESS COMPENSATION TRACE WIDTH ADJUSTMENTS TO BE DONE BY PCB FABRICATOR
3. FINISH PLATING:
METAL 1 (TOP) AND METAL 2 (BOTTOM):
ENIG (ELECTROLESS NICKEL/IMMERSION GOLD):
ELECTROLESS NICKEL per IPC-4552, 118 - 236μin. (3 - 6μm)
IMMERSION GOLD per IPC-4552, 3 - 10 μin (0.08 - 0.25μm)
4. FINISHED BOARD THICKNESS: (SEE LAYER STACKUP) +/- 10%
5. COPPER IS PULLED BACK PER GERBER DATA FROM EDGE OF BOARD ON METAL 1 (TOP) AND METAL 2 (BOTTOM).
COPPER TO EDGE AT RF CONNECTORS IS CRITICAL FOR PERFORMANCE.
6. TOLERANCE: PC BOARD OUTLINE: +/-0.03in, THESE VALUES ARE CRITICAL AND MUST BE INSPECTED.
7. BURRS SHALL NOT EXCEED 0.002in.
8. VIA PLATING/FILLING.
VIAS UNDER DUT ARE TO BE COPPER FILLED OVER PLATED AND PLANERIZED.
ALL OTHER PLATED THRU HOLES ARE TO BE PLATED TO 0.0007 ± 0.0004in. MIN. THICKNESS.
9. CONDUCTOR WIDTHS AND SPACING TO BE WITHIN 0.001in. OF CAD DATABASE.
10. NO ELECTRICAL TEST NEEDED.
11. NO VENDOR MARKING ALLOWED EXCEPT DATE CODE FOR TRACEABILITY.
12. SOLDERMASK IN PLATED-THRU HOLES IS ACCEPTABLE AS LONG AS IT DOES NOT EXIST ON BACKSIDE OF BOARD.
13. ALL HOLES TO BE LOCATED WITHIN +/-0.03 OF CAD DATABASE.
14. DELIVER BOARDS BAGGED AS: SINGLES

SUPPLIER MUST SEND EMAIL TO EVBHOLD@QORVO.COM IF JOB IS PLACED ON HOLD
SUPPLIER SHALL SEND A COPY OF FINAL WORKING GERBERS TO CEADS@QORVO.COM

A

* FOR MULTIPLE DRILL PROCESS JOBS SEE: * .DR1, * .DR2, etc.
 UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
 SAP MATERIAL NUMBER: 302583

TOLENCES APPROVAL AND RELEASE RECORDS MAINTAINED IN PDE DATE
 .XX = ±.101 DESIGNER B. HUFFIN 01/20/2022
 .XXX = ±.005 ENGR. Z.DU
 .XXXX = ±.0010
 ANGLES = ± 0.5°

INTERPRET DRAWING
PER ANSI/ASME Y14.5-2009
PROTOTYPE
INSTANCE: N/A
TITLE: QPA0524 EVALUATION PCB
DESIGN PACKAGE

SIZE DOCUMENT NUMBER: B QPA0524-4000
SHEET 1 OF 6 CAD: ALTIUM DESIGNER
SCALE: 2:1
Current Date & Time: 10/12/2022 3:24

FOR-001456 REV B

1

2

4

1

Qorvo
TM

PROTOTYPE
INSTANCE: N/A
TITLE: QPA0524 EVALUATION PCB
DESIGN PACKAGE

SIZE DOCUMENT NUMBER: B QPA0524-4000
SHEET 1 OF 6 CAD: ALTIUM DESIGNER
SCALE: 2:1
Current Date & Time: 10/12/2022 3:24

FOR-001456 REV B

1

1

Qorvo
TM

PROTOTYPE
INSTANCE: N/A
TITLE: QPA0524 EVALUATION PCB
DESIGN PACKAGE

SIZE DOCUMENT NUMBER: B QPA0524-4000
SHEET 1 OF 6 CAD: ALTIUM DESIGNER
SCALE: 2:1
Current Date & Time: 10/12/2022 3:24

FOR-001456 REV B

1

1