

# PAC5523 Device User Guide

*Power Application Controller<sup>®</sup>*

Multi-Mode Power Manager<sup>TM</sup>  
Configurable Analog Front End<sup>TM</sup>  
Application Specific Power Drivers<sup>TM</sup>  
Arm<sup>®</sup> Cortex<sup>®</sup>-M4F Controller Core



## TABLE OF CONTENTS

1	OVERVIEW .....	10
2	STYLE AND FORMATTING CONVENTIONS.....	11
2.1	Number Representation .....	11
2.2	Formatting Styles.....	11
3	ARCHITECTURAL BLOCK DIAGRAM.....	12
4	ANALOG REGISTER ACCESS.....	13
4.1	Overview.....	13
4.2	Functional Description .....	13
4.3	USART Configuration .....	14
4.4	Protocol .....	14
4.5	Write Register Example.....	14
4.6	Read Register Example.....	16
5	PAC5523 IO.....	17
5.1	Overview.....	17
5.2	ADC Channels.....	18
5.3	Digital Peripheral Pins .....	19
6	MULTI-MODE POWER MANAGER .....	21
6.1	Overview.....	21
6.2	Features .....	21
6.3	System Block Diagram .....	21
6.4	Functional Description .....	22
6.5	Register Summary.....	22
6.6	Register Detail .....	23
6.6.1	SYSSTAT .....	23
6.6.2	PWRCTL .....	24
6.6.3	PWRSTAT .....	25
6.6.4	PWRSET .....	26
6.6.5	SCFG .....	27
6.6.6	SCFG2 .....	28

---

7	CONFIGURABLE ANALOG FRONT-END .....	29
7.1	Overview.....	29
7.2	Features .....	29
7.3	System Block Diagram .....	30
7.4	Functional Description .....	31
7.4.1	Enabling the CAFE .....	31
7.4.2	Integrated Temperature Sensor .....	31
7.5	AIO10 .....	32
7.5.1	System Block Diagram .....	32
7.5.2	AIO0 IO Mode .....	33
7.5.3	AIO1 IO Mode .....	33
7.5.4	AIO10 Differential Amplifier Mode .....	33
7.5.5	AIO10 Protection .....	33
7.5.6	HP10 Protection Comparator .....	33
7.5.7	LP10 Protection Comparator .....	34
7.6	AIO32 .....	35
7.6.1	System Block Diagram .....	35
7.6.2	AIO2 IO Mode .....	36
7.6.3	AIO3 IO Mode .....	36
7.6.4	AIO32 Differential Amplifier Mode .....	36
7.6.5	AIO32 Protection .....	36
7.6.6	HP32 Protection Comparator .....	36
7.6.7	LP32 Protection Comparator .....	37
7.7	AIO54 .....	38
7.7.1	System Block Diagram .....	38
7.7.2	AIO4 IO Mode .....	39
7.7.3	AIO5 IO Mode .....	39
7.7.4	AIO54 Differential Amplifier Mode .....	39
7.7.5	AIO54 Protection .....	39
7.7.6	HP54 Protection Comparator .....	39
7.7.7	LP54 Protection Comparator .....	40
7.8	AIO6 .....	41

7.8.1	System Block Diagram .....	41
7.8.2	AIO6 IO Mode .....	42
7.8.3	AIO6 Gain Amplifier Mode.....	42
7.8.4	AIO6 Comparator Mode .....	42
7.8.5	AIO6 Special Mode .....	42
7.8.6	AIO6 Push-Button Mode .....	43
7.9	AIO7 .....	44
7.9.1	System Block Diagram .....	44
7.9.2	AIO7 IO Mode .....	45
7.9.3	AIO7 Gain Amplifier Mode.....	45
7.9.4	AIO7 Comparator Mode .....	45
7.9.5	AIO7 Special Mode .....	45
7.10	AIO8 .....	48
7.10.1	System Block Diagram .....	48
7.10.2	AIO8 IO Mode .....	49
7.10.3	AIO8 Gain Amplifier Mode.....	49
7.10.4	AIO8 Comparator Mode .....	49
7.10.5	AIO8 Special Mode .....	49
7.11	AIO9 .....	52
7.11.1	System Block Diagram .....	52
7.11.2	AIO9 IO Mode .....	53
7.11.3	AIO9 Gain Amplifier Mode.....	53
7.11.4	AIO9 Comparator Mode .....	53
7.11.5	AIO9Special Mode .....	53
7.12	EMUX and ADMUX .....	56
7.12.1	System Block Diagram .....	56
7.12.2	EMUX .....	56
7.12.3	ADMUX .....	57
7.13	Register Summary.....	58
7.14	Register Detail .....	59
7.14.1	CFGAI0.....	59
7.14.2	CFGAI1.....	60

---

7.14.3	CFGAI02.....	61
7.14.4	CFGAI03.....	62
7.14.5	CFGAI04.....	63
7.14.6	CFGAI05.....	64
7.14.7	CFGAI06.....	65
7.14.8	CFGAI07.....	66
7.14.9	CFGAI08.....	67
7.14.10	CFGAI09.....	68
7.14.11	SMCFG.....	69
7.14.12	HPDAC .....	70
7.14.13	LPDAC0.....	70
7.14.14	LPDAC1 .....	70
7.14.15	ADCSCANCFG.....	71
7.14.16	ADCMUX .....	72
7.14.17	PROTINTEN.....	73
7.14.18	PROTINT .....	74
7.14.19	AIOOUT0 .....	75
7.14.20	AIOOUT1 .....	76
7.14.21	AIOIN0 .....	77
7.14.22	AIOIN1 .....	77
7.14.23	AIOINTEN.....	78
7.14.24	AIOINT .....	79
7.14.25	SMCTL.....	79
7.14.26	SPECCFG1 .....	80
7.14.27	SPECCFG2 .....	82
8	APPLICATION SPECIFIC POWER DRIVER .....	83
8.1	Overview.....	83
8.2	Features .....	83
8.3	System Block Diagram .....	83
8.4	Enabling the ASPD.....	84
8.5	ENHS1, ENLS1 Protection .....	84
8.5.1	System Block Diagram .....	84

8.5.2	ENHS1, ENLS1 Protection .....	84
8.5.3	DRL0 .....	85
8.5.4	DRL1 .....	86
8.5.5	DRL2 .....	87
8.5.6	DRH3 .....	88
8.5.7	DRH4 .....	89
8.5.8	DRH5 .....	90
8.6	Register Summary .....	91
8.7	Register Detail .....	92
8.7.1	DRVCFG0 .....	92
8.7.2	DRVCFG1 .....	93
8.7.3	CLKOUTCFG .....	94
8.7.4	DRVCFG2 .....	94
8.7.5	DRVCTL .....	95
8.7.6	ENBBM .....	95
8.7.7	PROTCTL .....	95
9	LEGAL INFORMATION .....	96

## LIST OF FIGURES

Figure 3-1 PAC5523 Architectural Block Diagram .....	12
Figure 4-1 PAC5523 Register Access .....	13
Figure 4-2 Analog Peripheral Register Write Timing .....	14
Figure 4-3 Analog Peripheral Register Read Timing .....	16
Figure 5-1 GPIO and DPM Block Diagram .....	17
Figure 6-1 MMPM System Block Diagram .....	21
Figure 7-1 CAFE System Block Diagram .....	30
Figure 7-2 AIO10 Block Diagram .....	32
Figure 7-3 AIO32 Block Diagram .....	35
Figure 7-4 AIO54 Block Diagram .....	38
Figure 7-5 AIO6 System Block Diagram .....	41
Figure 7-6 AIO7 System Block Diagram .....	44
Figure 7-7 AIO8 System Block Diagram .....	48
Figure 7-8 AIO9 System Block Diagram .....	52
Figure 7-9 EMUX and ADMUX System Block Diagram .....	56
Figure 7-10 EMUX Timing Diagram .....	57
Figure 8-1 ASPD System Block Diagram .....	83
Figure 8-2 ENHS1, ENLS1 Protection .....	84
Figure 8-3 DRL0 System Block Diagram .....	85
Figure 8-4 DRL1 System Block Diagram .....	86
Figure 8-5 DRL2 System Block Diagram .....	87
Figure 8-6 DRH3 System Block Diagram .....	88
Figure 8-7 DRH4 System Block Diagram .....	89
Figure 8-8 DRH5 System Block Diagram .....	90

## LIST OF TABLES

Table 5-1 PAC5523 ADC Input Pins .....	18
Table 5-2 PAC5523 Digital Peripheral Pins .....	19
Table 6-1 MMPM Register Summary .....	22
Table 7-1 AIO7 Special Mode Comparator Input Selections .....	46
Table 7-2 AIO7 Phase to Phase Comparator Hysteresis Configuration .....	47
Table 7-3 AIO7 Special Mode Comparator Input Selections .....	50
Table 7-4 AIO8 Phase to Phase Comparator Hysteresis Configuration .....	51
Table 7-5 AIO9 Special Mode Comparator Input Selections .....	54
Table 7-6 AIO9 Phase to Phase Comparator Hysteresis Configuration .....	55
Table 7-7 EMUX Message Format .....	56
Table 7-8 CAFE Register Summary .....	58
Table 8-1 ASPD Register Summary .....	91

## LIST OF REGISTERS

Register 6-1 SYSSTAT (Analog System Status, SOC 00h) .....	23
Register 6-2 PWRCTL (Power Manager Control, 10h) .....	24
Register 6-3 PWRSTAT (Power Manager Status, 11h, Persistent in Hibernate Mode).....	25
Register 6-4 PWRSET (Power Manager Setting, 12h) .....	26
Register 6-5 SCFG (Switching Supply Configuration, 14h) .....	27
Register 6-6 SCFG2 (Switching Supply Configuration 2, 15h) .....	28
Register 7-1 CFGAIO0 (AIO0 Configuration, 20h).....	59
Register 7-2 CFGAIO1 (AIO1 Configuration, 21h).....	60
Register 7-3 CFGAIO2 (AIO2 Configuration, 22h).....	61
Register 7-4 CFGAIO3 (AIO3 Configuration, 23h).....	62
Register 7-5 CFGAIO4 (AIO4 Configuration, 24h).....	63
Register 7-6 CFGAIO5 (AIO5 Configuration, 25h).....	64
Register 7-7 CFGAIO6 (AIO6 Configuration, 26h).....	65
Register 7-8 CFGAIO7 (AIO7 Configuration, 27h).....	66
Register 7-9 CFGAIO8 (AIO8 Configuration, 28h).....	67
Register 7-10 CFGAIO9 (AIO9 Configuration, 29h).....	68
Register 7-11 SMCFG (Signal Manager Configuration, 2Ah) .....	69
Register 7-12 HPDAC (HPDAC Setting, 2Bh) .....	70
Register 7-13 LPDAC0 (LPDAC0 Setting, 2Ch) .....	70
Register 7-14 LPDAC1 (LPDAC1 Setting, 2Dh) .....	70
Register 7-15 ADCSCANCFG (ADCSCAN Configuration, 2Eh) .....	71
Register 7-16 ADCMUX (ADC MUX Selection, 2Fh) .....	72
Register 7-17 PROTINTEN (Protection Interrupt Enable, 30h) .....	73
Register 7-18 PROTINT (Protection Interrupt Flag, 31h).....	74
Register 7-19 AIOOUT0 (AIO[5:0] Digital Output Control, 32h).....	75
Register 7-20 AIOOUT1 (AIO[9:6] Digital Output Control, 33h).....	76
Register 7-21 AIOIN0 (AIO[5:0] Digital Input Control, 34h) .....	77
Register 7-22 AIOIN1 (AIO[9:6] Digital Input Control, 35h) .....	77
Register 7-23 AIOINTEN (AIO[9:6] Interrupt Enable, 36h) .....	78
Register 7-24 AIOINT (AIO[9:6] Interrupt Flag, 37h) .....	79
Register 7-25 SMCTL (Signal Manager Control, 38h) .....	79
Register 7-26 SPECCFG1 (AIO[9:8] Hysteresis Configuration, 39h) .....	80
Register 7-27 SPECCFG2 (AIO7 Hysteresis and Blanking Time Configuration, 3Ah) .....	82
Register 8-1 DRVCFG0 (Driver Configuration 0, 60h) .....	92
Register 8-2 DRVCFG1 (Driver Configuration 1, 61h) .....	93
Register 8-3 CLKOUTCFG (CLKOUT Configuration, 62h) .....	94
Register 8-4 DRVCFG2 (Driver Manager Configuration 2, 63h).....	94
Register 8-5 DRVCTL (ASPD Control, 66h) .....	95
Register 8-6 ENBBM (Enable break before make, 67h) .....	95
Register 8-7 PROTCTL (Driver Protection Control, 68h) .....	95

# 1 OVERVIEW

This document is the PAC5523 Device User Guide. It details the operation of the analog peripherals in the PAC5523.

For detailed information on the MCU and Digital Peripherals in the PAC5523, see the [PAC55XX Family User Guide](#).

## 2 STYLE AND FORMATTING CONVENTIONS

This chapter describes the formatting and styles used throughout this document.

### 2.1 Number Representation

Numbers other than decimal will have a postfix indicator. All numbers use little endian formatting, with the most significant bit/digit to the left. Digits for binary and hexadecimal representation are grouped with a single space every four digits to improve readability. Binary numbers use “b” as a postfix and hexadecimal numbers use “h” as a postfix.

For example, 1011b binary = Bh hexadecimal = 11 decimal.


### 2.2 Formatting Styles

TYPE	EXAMPLE	DESCRIPTION
Register Name	<b>RTCCTL</b>	Register names use a capital letter and <b>boldface</b> type.
Register Bit(s)	<b>RTCCTL.RTCCLKDIV</b>	Register bits are always represented with the register name separated with a period.
Function selected by register bit(s)	[ <b>RTCCTL.RTCCLKDIV</b> ]	Within text blocks, functions selected with a register bit setting are set in brackets. For example [ <b>RTCCTL.RTCCLKDIV</b> ] means divider settings /2 to /65536.
Pin Function	PA5	Pin functions use capital letters
Internal signals	<i>PWMA3</i>	Internal signals use <i>italicized</i> font.
Formulas	CLK = FCLK / DIV	Formulas use monospaced text.
Links	<a href="#">Link</a>	Hyperlinks are <u>underlined</u> and blue.
CPU Mnemonic	MRS	CPU Mnemonic uses monospaced text.
Operands	{Rd, }, Rn, Rm	Operands use monospaced <i>italic</i> text.
Code examples	b loopA	Code examples use monospaced text.

### 3 ARCHITECTURAL BLOCK DIAGRAM

Below is an architecture block diagram of the PAC5523 device.

Figure 3-1 PAC5523 Architectural Block Diagram




## 4 ANALOG REGISTER ACCESS

### 4.1 Overview

All analog registers in the PAC5523 are accessible through a SOC bus in the device. Unlike registers in the MCU (SRAM and digital peripheral registers), these analog registers are not memory mapped.

The block diagram below shows the different system busses that the MCU uses to access the different system registers.

Figure 4-1 PAC5523 Register Access



The PAC5523 contains two register buses: the AHB bus and the APB bus.

The AHB bus allows the MCU and Debug Port access to FLASH and SRAM via the Memory Controller. To access other digital peripheral connected to the APB bus, there is a bridge from the AHB to the APB bus so that the MCU or Debug Port can perform memory-mapped register access to all digital peripherals. Some digital peripherals such as timers are flexibly connected to IO using the DPM bus.

To access the Analog peripherals, the USARTA SPI peripheral is used to generate read and write transactions to the Analog registers using the DPM and GPIOA.

### 4.2 Functional Description

External programming interfaces such as JTAG and SWD or the Arm® Cortex®-M4F MCU may perform memory-mapped accesses to USART A through the AHB and APB busses on the device.

USART A is a serial communication peripheral that supports a SPI-like protocol that can be used to communicate to the Analog Peripherals for read and write transactions. The Digital

Peripheral MUX (DPM) may be configured to connect the USART A SPI signals to GPIO A, where they are connected to the Analog peripherals.

### 4.3 USART Configuration

USART A acts as a SPI bus master to communicate with the Analog Peripherals. The USART A signals that are used for this communication are:

- *USASCLK* – USART A SPI Clock
- *USAMOSI* – USART A Master-Out/Slave-In
- *USAMISO* – USART A Master-In/Slave-Out
- *USASS* – USART A Slave Select

In order to communicate with the Analog Peripherals, the USART A should have the following configuration:

- 8-bit mode
- SCLK active high
- CPH is sample/setup
- SS active low

When communicating with the Analog Peripherals, the maximum SCLK frequency is 25MHz.

### 4.4 Protocol

The protocol for communicating with the Analog Peripherals is a simple two-byte protocol.

The first byte is always the address, which includes a 7-bit address [7:1] and a write bit [0]. For write operations, the write bit [0] is set to 1b. For read operations, the write bit [0] is set to 0b.

For write operations, the 2<sup>nd</sup> byte will be the 8-bit data to write to the given address.

For read operations, the 2<sup>nd</sup> byte is ignored and MISO will contain the 8-bit data read from the given address.


### 4.5 Write Register Example

To write the **HPDAC** register (address 2Bh) with the value 28h, issue the following transactions to USART A:

- Write **SSPADAT** with the value 57h (2Bh << 1 | 1b for write transaction)
- Write **SSPADAT** with the value 28h

The timing diagram from a write operation is shown below.

Figure 4-2 Analog Peripheral Register Write Timing




## 4.6 Read Register Example

To read the contents of the **HPDAC** register, issue the following transactions to USART A:

- Write **SSPADAT** with the value 56h (2Bh << 1 | 0b for read transaction)
- Write **SSPADAT** with a dummy character
- Read last data from MISO from **SSPADAT**, this is the register value

The timing diagram from a read operation is shown below.

Figure 4-3 Analog Peripheral Register Read Timing



For more information on how to configure the DPM to support the USART A peripheral for communicating with the Analog Registers, see the PAC55XX Family User Guide.

## 5 PAC5523 IO


### 5.1 Overview

The Digital Peripheral MUX (DPM) on the PAC55XX family allows flexible assignment of peripheral functions to IO pins.

Each member of the family has a different set of IO pins that are available. It is important during application design that the designer consider the available IO pins to make sure the necessary peripherals will be available.

Below is a diagram of the GPIO and MUX structure.

Figure 5-1 GPIO and DPM Block Diagram



Each IO can be configured to select 1 of up to 8 digital peripheral signals. Some IOs also may be used as an ADC input. For information on how to configure the IO for each of these situations, see the PAC55XX Family User Guide.

The PAC5523 has the following IO pins available for application use:

- PA[7:0] – Reserved for MMPM, ASPD, CAFE
- PB[7:0] – Reserved for ASPD
- PC[7:4]
- PE[3:0]
- PF[6:0]

## 5.2 ADC Channels

The ADC channels that are available on the PAC5523 are shown in the table below.

Table 5-1 PAC5523 ADC Input Pins

ADC Channel	IO PIN
ADC0	PG7 <sup>1</sup>
ADC4	PF4
ADC5	PF5
ADC6	PF6

---

<sup>1</sup> Available for sampling channels in the CAFE only

### 5.3 Digital Peripheral Pins

The digital peripheral functions that are available in the PAC5523 are shown below.

Table 5-2 PAC5523 Digital Peripheral Pins

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0		TCPWM0	TDPWM0		
	P1	GPIOB1	TAPWM1	TBPWM1		TCPWM1	TDPWM1		
	P2	GPIOB2	TAPWM2	TBPWM2		TCPWM2	TDPWM2		
	P4	GPIOB4	TAPWM4	TBPWM4		TCPWM4	TDPWM4		
	P5	GPIOB5	TAPWM5	TBPWM5		TCPWM5	TDPWM5		
	P6	GPIOB6	TAPWM6	TBPWM6		TCPWM6	TDPWM6		
GPIOC	P4	GPIOC4	TBPWM4	TCPWM4	TCIDX	USBMOSI	USCSCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCPHB	USBCLK	USCMOSI		EMUXD
	P7	GPIOC7	TBPWM7	TCPWM7		USBSS	USCMISO	FRCLK	EMUXC
GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAIDX	TBIDX	USCSCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAPHA	TBPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAPHB	TBPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBIDX	USBCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCIDX	USDSCLK	TRACED3	EMUXC
	P5	GPIOF5	TCPWM5	TDPWM5		TCPHA	USDSS		EMUXD
	P6	GPIOF6	TCPWM6	TDPWM6		TCPHB	USDMOSI	CANRXD	I2CSCL

For more information on how to configure the DPM for the PAC5523, see the PAC55XX Family User Guide.

## 6 MULTI-MODE POWER MANAGER

### 6.1 Overview


The Multi-Mode Power Manager is optimized to efficiently provide “all-in-one” power management required by the PAC and associated application circuitry. It incorporates a dedicated multi-mode switching supply (MMSS) controller operable as a buck or SEPIC converter to efficiently convert power from a DC input source to generate a main supply output  $V_P$ . Four linear regulators provide  $V_{SYS}$ ,  $V_{CC10}$ ,  $V_{CC33}$ , and  $V_{CORE}$  supplies for 5V system, 3.3V I/O, 3.3V mixed signal, and 1.2V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

### 6.2 Features

- Multi-mode switching supply controller configurable as Buck or SEPIC
- DC supply up to 70V input
- Direct DC input of up to 20V with no DC/DC
- 4 linear regulators with power and hibernate management, including  $V_{REF}$  for ADC
- Power and temperature monitor, warning, and fault detection

### 6.3 System Block Diagram

Figure 6-1 MMPM System Block Diagram



## 6.4 Functional Description

The Multi-Mode Power Manager is optimized to efficiently provide “all-in-one” power management required by the PAC and associated application circuitry. It incorporates a dedicated multi-mode switching supply (MMSS) controller operable as a BUCK or SEPIC DC/DC controller to efficiently convert power from a DC input source to generate a main supply output  $V_P$ . Four linear regulators provide  $V_{SYS}$ ,  $V_{CC10}$ ,  $V_{CC33}$ , and  $V_{CORE}$  supplies for 5V system, 3.3V I/O, 3.3V mixed signal, and 1.2V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

## 6.5 Register Summary

**Table 6-1 MMPM Register Summary**

ADDRESS	REGISTER	DESCRIPTION	RESET
00h	<b>SYSSTAT</b>	System Status	00h
10h	<b>PWRCTL</b>	Power Manager Control	00h
11h	<b>PWRSTAT</b>	Power Manager Status	-
12h	<b>PWRSET</b>	Power Manager Setting	00h
14h	<b>SCFG</b>	Switching Supply Configuration	00h
15h	<b>SCFG2</b>	Switching Supply Configuration 2	Varies

## 6.6 Register Detail

### 6.6.1 SYSSTAT

Register 6-1SYSSTAT (Analog System Status, SOC 00h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>PBSTAT</b>	RW	0x0	Push button status. When not masked, bit set on interrupt and cleared when written to 1b. When masked, bit is transparent.
6	<b>TMPWARN</b>	R	0x0	Temperature warning to indicate the temperature is over 140°C. When <b>TMPWARN</b> is not masked, this bit is latch when temperature is out of valid range and cleared when bit is read. When masked, bit is transparent.
5:4	<b>VTHREF</b>	RW	0x0	Programmable threshold voltage. Used for AMP6 through AMP9 in comparator mode.  00b: 0.1V 01b: 0.2V 10b: 0.5V 11b: 1.25V
3	<b>RFU</b>	RO	0x0	Reserved
2	<b>nPBMSK</b>	RW	0x0	Push-button interrupt mask (active low).  0b: masked 1b: not masked
1	<b>FLTM</b>	RW	0x0	Fault mask (active high). Set to 1b to mask temperature fault.  0b: not masked 1b: masked
0	<b>nINTM</b>	RW	0x0	Interrupt mask (active low). Temperature warning will trigger the interrupt.  0b: masked 1b: not masked

## 6.6.2 PWRCTL

## Register 6-2 PWRCTL (Power Manager Control, 10h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>HIB</b>	RW	0x0	Hibernate mode. This bit is cleared and power up sequence is initiated after the wake up timer delay or external event. 0b: normal 1b: shutdown mode
6	<b>MCUALIVE</b>	RW	0x0	Micro-controller alive flag. Bit that MCU can set in the Power Manager to indicate that it has already initialized itself. Can be used by MCU to detect that it has been reset by the AFE.  The convention is for the MCU to write this bit to 1b on initialization of the AFE, and test that it is not 1 during start-up.
5:3	<b>PWRMON</b>	RW	0x0	Power monitor select. Selects the voltage signal for power monitoring at A/D converter on AB11:  000b: $V_{CORE}$ 001b: $V_{CC33}$ scaled by 4/10 010b: $V_{CCIO}$ scaled by 4/10 011b: $V_{SYS}$ scaled by 4/10 100b: $V_{REGO}$ scaled by 1/10 101b: $V_P$ scaled by 1/10 110b: Reserved 111b: $V_{COMP}$ internal error amplifier output
2:0	<b>WUTIMER</b>	RW	0x0	Wake-up timer delay.  000b: infinite 001b: 125ms 010b: 250ms 011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s

### 6.6.3 PWRSTAT

**Register 6-3 PWRSTAT (Power Manager Status, 11h, Persistent in Hibernate Mode)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>HWRSTAT</b>	R	-	Hardware reset status. When not masked, bit is set on Hardware Reset and cleared when written to 1b.
6	<b>WDTRSTAT</b>	R	-	Watchdog timer reset status. When enabled, it is set on Watchdog Timer Reset and cleared when written to 1b.
5	<b>MMSSFLT</b>	R	-	Multi-mode switching supply fault status. Bit set on fault and cleared when written to 1b.
4	<b>TMPFLT</b>	R	-	Temperature fault status. Bit set on fault and cleared when written to 1b.
3	<b>VSYSFLT</b>	R	-	$V_{SYS}$ fault status. Bit set on fault and cleared when written to 1b.
2	<b>VCCIOFLT</b>	R	-	$V_{CCIO}$ fault status. Bit set on fault and cleared when written to 1b.
1	<b>VCC33FLT</b>	R	-	$V_{CC33}$ fault status. Bit set on fault and cleared when written to 1b.
0	<b>VCC18FLT</b>	R	-	$V_{CC18}$ fault status. Bit set on fault and cleared when written to 1b.

## 6.6.4 PWRSET

Register 6-4 PWRSET (Power Manager Setting, 12h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>UNLOCK</b>	RW	0x0	Software unlock. Write to 1b to enable writing to <b>SCFG</b> and <b>SCFG2</b> . 0b: <b>SCFG</b> locked 1b: <b>SCFG</b> unlocked
6	<b>nSU</b>	RW	0x0	Start-up bit. This bit is cleared to 0b on power-on reset by the device. This bit will retain its state during hibernate mode if the power supply on VHM remains on.  This bit may be used by firmware to indicate if power-up is through power-on reset or hibernate if the user sets it to 1b before entering hibernate mode.
5	<b>VPLOW</b>	RW1C	0x0	V <sub>p</sub> low status. When not masked, bit set on interrupt and cleared when written to 1b.
4	<b>GP</b>	RW	0x0	General purpose bit.  This bit will return its state during hibernate mode if the power supply on VHM remains on.
3	<b>nVPINTM</b>	RW	0x0	V <sub>p</sub> low interrupt mask (active low). 0b: mask 1b: not masked
2	<b>TWD</b>	RW	0x0	Watchdog timer delay. 0b: 8s 1b: 4s
1	<b>WDTEN</b>	RW	0x0	Watchdog timer enable. 0b: disabled 1b: enabled
0	<b>PBEN</b>	RW	0x0	Push button enable. 0b: disabled 1b: enabled

### 6.6.5 SCFG

**Register 6-5 SCFG (Switching Supply Configuration, 14h)**

BIT	NAME	ACCESS <sup>2</sup>	RESET	DESCRIPTION
7	<b>SRST</b>	RW	0x0	Soft reset. Write to 1b to assert nRST and generate system soft reset.  0b: normal 1b: reset
6	<b>DIGCTL</b>	RW	0x0	Digital control enable.  0b: disabled 1b: enabled
5	<b>VCLAMPSEL</b>	RW	0x0	$V_{HM}$ voltage clamp selection.  0b: 20V 1b: 62V
4	<b>FMODE</b>	RW	0x0	Frequency mode.  0b: low frequency range (45kHz to 125kHz) 1b: high frequency range (181kHz to 500kHz)
3:1	<b>FSWM</b>	RW	0x0	Switching frequency.  <b>FMODE = 0b</b> <b>FMODE = 1b</b> 000b: 45kHz    000b: 181kHz 001b: 50kHz    001b: 200kHz 010b: 55kHz    010b: 220kHz 011b: 62.5kHz    011b: 250kHz 100b: 72.25kHz    100b: 289kHz 101b: 82.5kHz    101b: 330kHz 110b: 100kHz    110b: 400kHz 111b: 125kHz    111b: 500kHz
0	<b>DMAX</b>	RW	0x0	Maximum duty.  0b: 500ns minimum off time 1b: 75% maximum duty

<sup>2</sup> This byte is unlocked for writing when **UNLOCK** = 1b.

### 6.6.6 SCFG2

#### Register 6-6 SCFG2 (Switching Supply Configuration 2, 15h)

BIT	NAME	ACCESS <sup>3</sup>	RESET	DESCRIPTION
7:6	<b>VP</b>	RW	10b	VP voltage setting when DC/DC is enabled.  00b: Reserved 01b: 9V 10b: 12V 11b: 15V
5	<b>SMPSOFF</b>	RW	0	DC/DC enable configuration:  0b: DC/DC enabled 1b: DC/DC disabled
4	<b>Reserved</b>	RW	0	Reserved, write as 0.
3	<b>TRST</b>	RW	0	Reset time after POR for MCU:  0b: 1ms 1b: 32ms
2:1	<b>Reserved</b>	RW	0	Reserved, write as 0.
0	<b>TDB</b>	RW	0	Push-button de-bouncing timer.  0b: 16ms 1b: 32ms

<sup>3</sup> Reset value for VP voltage setting varies. Consult the data sheet for the device for the reset value.

## 7 CONFIGURABLE ANALOG FRONT-END

### 7.1 Overview


The PAC5523 includes a Configurable Analog Front End accessible through 8 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of 3 differential programmable gain amplifiers, 4 single-ended programmable gain amplifiers, 4 general purpose comparators, 3 phase comparators, 10 protection comparators, and one buffer output. These pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

### 7.2 Features

- 10 Analog Front-End IO pins
- 3 Differential Programmable Gain Amplifiers
- 4 Single-ended Programmable Gain Amplifiers
- Programmable Over-Current Protection
- 10 Comparators
- 2 DACs (10-bit and 8-bit)
- Integrated BEMF comparator mode with virtual center-tap
- Integrated BEMF phase to phase comparator
- Programmable comparator hysteresis and blanking time

### 7.3 System Block Diagram

Figure 7-1 CAFE System Block Diagram



## 7.4 Functional Description

### 7.4.1 Enabling the CAFE

Before the CAFE sub-system can be signal sampling, it must be enabled.

To enable this sub-system, set **SMCTL.SMEN** to 1b.

### 7.4.2 Integrated Temperature Sensor

The PAC5523 contains an integrated temperature sensor that can be sampled on the AB10 analog bus. To read the temperature, sample this ADC channel and convert the ADC counts to °C using the following formula:

$$^{\circ}\text{C} = ((\text{ADC counts} - \text{TTEMPs}) \gg 1) + \text{FTTEMP}.$$

The variables **TTEMPs** and **FTTEMP** can be found in INFO-1 memory.


For more information on these variables, see the PAC55XX Family User Guide.

## 7.5 AIO10

AIO10 may be configured as digital inputs or as a differential amplifier with protection.

### 7.5.1 System Block Diagram

Figure 7-2 AIO10 Block Diagram



### 7.5.2 AIO0 IO Mode

To configure AIO0 to be digital input, set **CFGAI00.MODE10** to 00b and set **CFGAI00.OPT0** to 00b. The state of the input may be read from **AIOIN0.DIN0**.

To configure AIO0 as an open drain output, set **CFGAI00.MODE10** to 00b and **CFGAI00.OPT0** to 10b. Set **CFGAI00.MUX0** to 00b to MUX the output state from **AIOOUT0.DOUT0**.

**CFGAI00.MUX0** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO0 between the IO and MUX0, use **AIO0CFG.POL0**.

### 7.5.3 AIO1 IO Mode

To configure AIO1 to be digital input, set **CFGAI00.MODE10** to 00b and set **CFGAI01.OPT1** to 00b. The state of the input may be read from **AIOIN0.DIN1**.

To configure AIO1 as an open drain output, set **CFGAI00.MODE10** to 00b and **CFGAI01.OPT1** to 10b. Set **CFGAI01.MUX1** to 00b to MUX the output state from **AIOIN0.DIN1**.

**CFGAI01.MUX1** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO1 between the IO and MUX1, use **CFGAI01.POL1**.

### 7.5.4 AIO10 Differential Amplifier Mode

To configure AIO10 for Differential Amplifier Mode, set **CFGAI00.MODE10** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI00.GAIN10**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **AIO1CFG.OS10EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **AIO1CFG.CAL10EN** to 1b.

### 7.5.5 AIO10 Protection

When AIO10 is in Differential Amplifier mode (**AIO0CFG.MODE10** = 10b), the high-side protection comparator HP10 and the low-side protection comparator LP10 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

### 7.5.6 HP10 Protection Comparator

The HP10 comparator takes the AIO1 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP10 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI01.HP10OPT**. The HP10 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP10 comparator may be configured to trigger protection signal PR1 using **CFGAI01.HP10PR1EN** and PR2 by using **CFGAI01.HP10PR2EN**.

The output of HP10 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP10INTEN**. The interrupt status may be observed with **PROTINT.HP10INT**.

#### 7.5.7 LP10 Protection Comparator

The LP10 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP10 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI00.LP10OPT**. The LP10 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP10 comparator may be configured to trigger protection signal PR1 using **CFGAI01.LP10PR1EN** and PR2 using **CFGAI01.LP10PR2EN**.


The output of LP10 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP10INTEN**. The interrupt status may be observed with **PROTINT.LP10INT**.

## 7.6 AIO32

AIO32 may be configured as digital inputs or as a differential amplifier with protection.

### 7.6.1 System Block Diagram

Figure 7-3 AIO32 Block Diagram



\* common DAC for AIO0, AIO1, AIO2, AIO3, AIO4, AIO5

### 7.6.2 AIO2 IO Mode

To configure AIO2 to be digital input, set **CFGAI02.MODE32** to 00b and set **CFGAI02.OPT2** to 00b. The state of the input may be read from **AIOIN0.DIN2**.

To configure AIO2 as an open drain output, set **CFGAI02.MODE32** to 00b and **CFGAI02.OPT2** to 10b. Set **CFGAI02.MUX2** to 00b to MUX the output state from **AIOOUT0.DOUT2**.

**CFGAI02.MUX2** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO2 between the IO and MUX2, use **CFGAI02.POL2**.

### 7.6.3 AIO3 IO Mode

To configure AIO3 to be digital input, set **CFGAI02.MODE32** to 00b and set **CFGAI03.OPT3** to 00b. The state of the input may be read from **AIO1IN.DIN3**.

To configure AIO3 as an open drain output, set **CFGAI02.MODE32** to 00b and **CFGAI03.OPT3** to 10b. Set **CFGAI03.MUX3** to 00b to MUX the output state from **AIOOUT0.DOUT3**.

**CFGAI03.MUX3** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO3 between the IO and MUX3, use **CFGAI03.POL3**.

### 7.6.4 AIO32 Differential Amplifier Mode

To configure AIO32 for Differential Amplifier Mode, set **CFGAI02.MODE32** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI02.GAIN32**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **CFGAI03.OS32EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **CFGAI03.CAL32EN** to 1b.

### 7.6.5 AIO32 Protection

When AIO32 is in Differential Amplifier mode (**CFGAI02.MODE32** = 10b), the high-side protection comparator HP32 and the low-side protection comparator LP32 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

### 7.6.6 HP32 Protection Comparator

The HP32 comparator takes the AIO3 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP32 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI03.HP32OPT**. The HP32 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP32 comparator may be configured to trigger protection signal PR1 using **CFGAI03.HP32PR1EN** and PR2 using **CFGAI03.HP32PR2EN**.

The output of HP32 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP32INTEN**. The interrupt status may be observed with **PROTINT.HP32INT**.

#### 7.6.7 LP32 Protection Comparator

The LP32 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP32 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI02.LP32OPT**. The LP32 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP32 comparator may be configured to trigger protection signal PR1 using **CFGAI03.LP32PR1EN** and PR2 using **CFGAI03.LP32PR2EN**.


The output of LP32 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP32INTEN**. The interrupt status may be observed with **PROTINT.LP32INT**.

## 7.7 AIO54

AIO54 may be configured as digital inputs or as a differential amplifier with protection.

### 7.7.1 System Block Diagram

Figure 7-4 AIO54 Block Diagram



\* common DAC for AIO0, AIO1, AIO2, AIO3, AIO4, AIO5

### 7.7.2 AIO4 IO Mode

To configure AIO4 to be digital input, set **CFGAI04.MODE54** to 00b and set **CFGAI04.OPT4** to 00b. The state of the input may be read from **AIO0IN.DIN4**.

To configure AIO4 as an open drain output, set **CFGAI04.MODE54** to 00b and **CFGAI04.OPT4** to 10b. Set **CFGAI04.MUX4** to 00b to MUX the output state from **AIOOUT0.DOUT4**.

**CFGAI04.MUX4** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO4 between the IO and MUX2, use **CFGAI04.POL4**.

### 7.7.3 AIO5 IO Mode

To configure AIO5 to be digital input, set **CFGAI04.MODE54** to 00b and set **CFGAI05.OPT5** to 00b. The state of the input may be read from **AIO1IN.AIO5DIN**.

To configure AIO5 as an open drain output, set **CFGAI05.MODE54** to 00b and **CFGAI05.OPT5** to 10b. Set **CFGAI05.MUX5** to 00b to MUX the output state from **AIOOUT0.DOUT5**.

**CFGAI05.MUX5** may be used to MUX the output signal from DBUS DB1 to DB7.

To set the polarity of AIO5 between the IO and MUX5, use **CFGAI05.POL5**.

### 7.7.4 AIO54 Differential Amplifier Mode

To configure AIO54 for Differential Amplifier Mode, set **CFGAI04.MODE54** = 10b.

The gain of the differential amplifier may be set between 1X to 48X using **CFGAI05.GAIN54**.

When in Differential Amplifier mode, the reference may be set to either VSSA or VREF/2. To configure the reference use **CFGAI05.OS54EN**. To short the input of the differential amplifier to allow reading of the amplifier offset, set **CFGAI05.CAL54EN** to 1b.

### 7.7.5 AIO54 Protection

When AIO54 is in Differential Amplifier mode (**CFGAI04.MODE54** = 10b), the high-side protection comparator HP54 and the low-side protection comparator LP54 are also active. These protection comparators may be configured to disable the high-side or low-side gate drivers in the Application Specific Power Drivers™ (ASPD) block.

### 7.7.6 HP54 Protection Comparator

The HP54 comparator takes the AIO5 voltage referenced to VSSA and compares it against the HPDAC voltage. The 8-bit HPDAC is programmable using **HPDAC**.

The HP54 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI05.HP54OPT**. The HP54 comparator hysteresis may be enabled by setting **SMCFG.HPROTHYS** to 1b.

The output of the HP54 comparator may be configured to trigger protection signal PR1 using **CFGAI05.HP54PR1EN** and PR2 using **CFGAI05.HP54PR2EN**.

The output of HP54 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.HP54INTEN**. The interrupt status may be observed with **PROTINT.HP54INT**.

#### 7.7.7 LP54 Protection Comparator

The LP54 comparator takes the output of the differential amplifier and compares it against the LPDAC voltage. The 10-bit LPDAC is programmable with **LPDAC0** and **LPDAC1**.

The LP54 comparator blanking times may be configured to 1μs, 2μs, 4μs or disabled by using **CFGAI04.LP54OPT**. The LP54 comparator hysteresis may be enabled by setting **SMCFG.LPROTHYS** to 1b.

The output of the LP54 comparator may be configured to trigger protection signal PR1 using **CFGAI05.LP54PR1EN** and PR2 using **CFGAI05.LP54PR2EN**.


The output of LP54 may also trigger the nIRQ1 interrupt to the MCU by using **PROTINTEN.LP54INTEN**. The interrupt status may be observed with **PROTINT.LP54INT**.

## 7.8 AIO6

AIO6 may be configured as a digital input, single-ended programmable gain amplifier, comparator, output from analog ABUS or as a push-button input to wake up the device from total hibernate mode.

### 7.8.1 System Block Diagram

Figure 7-5 AIO6 System Block Diagram



### 7.8.2 AIO6 IO Mode

To configure AIO6 for IO mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 00b.

To use AIO6 as a digital input, set **CFGAI06.OPT6** to 00b. The digital input state may be read from **AIOIN1.DIN6**.

To use AIO6 as an open-drain output, set **CFGAI06.OPT6** to 10b. Set **CFGAI06.MUX6** to 00b to MUX the output state from **AIOOUT1.DOUT6**. Use **CFGAI06.MUX6** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO6 low to high transition, set **AIOINTEN.AIO6REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO6 high-to-low transition, set **AIOINTEN.AIO6FEINTEN** to 1b.

To set the polarity between AIO6 and MUX6 when in IO mode, use **CFGAI06.POL6**.

### 7.8.3 AIO6 Gain Amplifier Mode

To configure AIO6 for gain amplifier mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI06.GAIN6** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI06.MUX6** to the desired channel.

### 7.8.4 AIO6 Comparator Mode

To configure AIO6 for comparator mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO6HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI06.OPT6**. The VTHREF may be set by using **SYSSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI06.POL6** to the desired value.

The output of the comparator may be configured by setting the **CFGAI06.MUX6**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN6**.

### 7.8.5 AIO6 Special Mode

In special mode, AIO6 can output a buffered signal from the internal ABUS AB1 to AB7. To configure AIO6 for special mode, set **PWRSET.PBEN** to 0b and **CFGAI06.MODE6** to 11b.

To set the ABUS channel output to AIO6, use **CFGAI06.MUX6**. To set the ADMUX output to AB7, set **CFGAI06.ADMUX**. To swap the random offset of the buffer for calibration, use **CFGAI06.SWAP**.

#### 7.8.6 AIO6 Push-Button Mode

AIO6 can be used as a push-button input to exit the system from hibernate mode. To configure AIO6 for push-button input mode, set **PWRSET.PBEN** to 1b. When in hibernate mode, AIO6 has a weak pull-up.

To enable the nIRQ interrupt, set **PWRSTAT.PBINTEN** to 1b. **PWRSTAT.PBINT** may be used to monitor the interrupt status. To clear the interrupt, write **PWRSTAT.PBINT** to 1b.

The push-button de-bouncing period may be set by unlocking the **SCFG2** register (write **PWRSET.UNLOCK** to 1b) and then by setting **SCFG2.TDB** to the de-bouncing period (16ms or 32ms).

If the AIO6 push-button mode is active during hibernate mode, if AIO6 is pulled low for the de-bouncing period then **PWRCTL.HIB** is cleared and the device powers up.

During normal operation, the system may enter hibernate mode when AIO6 is pulled low for the de-bouncing period. The system can also be put into hibernate mode by setting **PWRCTL.HIB** to 1b.


Push-button mode also has a hard-reset function. If AIO6 is pulled low for more than 8 seconds, the reset signal will be asserted and the MCU will perform a reset. The **PWRSTAT.HWRESET** bit will be set to indicate this condition.

## 7.9 AIO7

AIO7 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

### 7.9.1 System Block Diagram

Figure 7-6 AIO7 System Block Diagram



### 7.9.2 AIO7 IO Mode

To configure AIO7 for as a digital input, set **CFGAI07.MODE7** to 00b and set **CFGAI07.OPT7** to 00b. The digital input state may be read from **AIOIN1.DIN7**.

To configure AIO7 as an open-drain output, set **CFGAI07.MODE7** to 00b and set **CFGAI07.OPT7** to 10b. Set **CFGAI07.MUX7** to 00b to MUX the output state from **AIOOUT1.DOUT7**. Use **CFGAI07.MUX7** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO7 low to high transition, set **AIOINTEN.AIO7REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO7 high-to-low transition, set **AIOINTEN.AIO7FEINTEN** to 1b.

To set the polarity between AIO7 and MUX7 when in IO mode, use **CFGAI07.POL7**.

### 7.9.3 AIO7 Gain Amplifier Mode

To configure AIO7 for gain amplifier mode, set **CFGAI07.MODE7** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAI07.GAIN7** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAI07.MUX7** to the desired channel.

### 7.9.4 AIO7 Comparator Mode

To configure AIO7 for comparator mode, set **CFGAI07.MODE7** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO7HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAI07.OPT7**. The VTHREF may be set by using **SYSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAI07.POL7** to the desired value.

The output of the comparator may be configured by setting the **CFGAI07.MUX7**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN7**.

### 7.9.5 AIO7 Special Mode

In special mode, the AIO7 comparator is enabled. To configure AIO7 for special mode, set **CFGAI07.MODE7** to 11b.

In special mode, AIO7 allows the user to configure bi-directional asymmetric comparator hysteresis. See the section below for more information.

The user may set the AIO7 comparator input to AB1, AB2, AB3 or VTHREF. The user may also use the comparator for phase to phase comparisons by setting the comparator input to AIO8 or AIO9. The user may configure the comparator input by setting **SOC.CFGAIO7.OPT7** to the desired value.

In special mode, AIO7 allows the user to configure the comparator star point.

Set **CFGAI09.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAI09.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAI06.MODE6** to 01b and **CFGAI06.GAIN6** to 000b for direct mode, and **CFGAI06.MUX6** to 1b.

To read the voltage on AIO7, set **CFGAI09.MODE9[1]** to 1b. This setting will MUX AIO7 to AB7 with 40% attenuation so the ADC can read the AIO7 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAI09.OPT9** to the desired value.

The AIO7 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAI08.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAI08.OPT8[0]** to the 1b.

To select the POS or nIRQ2 output, set the **CFGAI08.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the **CFGAI07.MUX** field. The table below shows the comparator input selections that may be used.

**Table 7-1 AIO7 Special Mode Comparator Input Selections**

CFGAI07.MODE	AIO Mode	CFGAI07.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO8	Phase to phase
		101b	AIO9	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

**Table 7-2 AIO7 Phase to Phase Comparator Hysteresis Configuration**


SPECFG2.HYSAIO7	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

## 7.10 AIO8

AIO8 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

### 7.10.1 System Block Diagram

Figure 7-7 AIO8 System Block Diagram



#### 7.10.2 AIO8 IO Mode

To configure AIO8 for as a digital input, set **CFGAIO8.MODE8** to 00b and set **CFGAIO8.OPT8** to 00b. The digital input state may be read from **AIOIN1.DIN8**.

To configure AIO8 as an open-drain output, set **CFGAIO8.MODE8** to 00b and set **CFGAIO8.OPT8** to 10b. Set **CFGAIO8.MUX8** to 00b to MUX the output state from **AIOOUT1.DOUT8**. Use **CFGAIO8.MUX8** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO8 low to high transition, set **AIOINTEN.AIO8REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO8 high-to-low transition, set **AIOINTEN.AIO8FEINTEN** to 1b.

To set the polarity between AIO8 and MUX8 when in IO mode, use **CFGAIO8.POL8**.

#### 7.10.3 AIO8 Gain Amplifier Mode

To configure AIO8 for gain amplifier mode, set **CFGAIO8.MODE8** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAIO8.GAIN8** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAIO8.MUX8** to the desired channel.

#### 7.10.4 AIO8 Comparator Mode

To configure AIO8 for comparator mode, set **CFGAIO8.MODE8** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO8HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAIO8.OPT8**. The VTHREF may be set by using **SYSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAIO8.POL8** to the desired value.

The output of the comparator may be configured by setting the **CFGAIO8.MUX8**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN8**.

#### 7.10.5 AIO8 Special Mode

In special mode, the AIO8 comparator is enabled. To configure AIO8 for special mode, set **CFGAIO8.MODE8** to 11b.

To enable AIO8 comparator hysteresis, set **SMCFG.AIO8HYS** to 1b. To configure the compare value for the comparator to AB1, AB2 or AB3 use **CFGAIO7.OPT7**.

In special mode, AIO8 allows the user to configure the comparator start point.

Set **CFGAI09.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAI09.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAI06.MODE6** to 01b and **CFGAI06.GAIN6** to 000b for direct mode, and **CFGAI06.MUX6** to 1b.

To read the voltage on AIO8, set **CFGAI09.MODE9[1]** to 1b. This setting will MUX AIO8 to AB8 with 40% attenuation so the ADC can read the AIO8 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAI09.OPT9** to the desired value.

The AIO8 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAI08.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAI08.OPT8[0]** to the 1b.

To select the POS or nIRQ2 output, set the **CFGAI08.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the **CFGAI08.MUX** field. The table below shows the comparator input selections that may be used.

**Table 7-3 AIO7 Special Mode Comparator Input Selections**

AIO8CFG.MODE	AIO Mode	AIO8CFG.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO7	Phase to phase
		101b	AIO9	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

**Table 7-4 AIO8 Phase to Phase Comparator Hysteresis Configuration**


SPECFG1.HYSAIO8	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

## 7.11 AIO9

AIO9 may be configured as a digital input, single-ended programmable gain amplifier, comparator or output from analog ABUS.

### 7.11.1 System Block Diagram

Figure 7-8 AIO9 System Block Diagram



### 7.11.2 AIO9 IO Mode

To configure AIO9 for as a digital input, set **CFGAIO9.MODE9** to 00b and set **CFGAIO9.OPT9** to 00b. The digital input state may be read from **AIOIN1.DIN9**.

To configure AIO9 as an open-drain output, set **CFGAIO9.MODE9** to 00b and set **CFGAIO9.OPT9** to 10b. Set **CFGAIO9.MUX9** to 00b to MUX the output state from **AIOOUT1.DOUT9**. Use **CFGAIO9.MUX9** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To generate an interrupt on nIRQ2 on an AIO9 low to high transition, set **AIOINTEN.AIO9REINTEN** to 1b.

To generate an interrupt on nIRQ2 on an AIO9 high-to-low transition, set **AIOINTEN.AIO9FEINTEN** to 1b.

To set the polarity between AIO9 and MUX9 when in IO mode, use **CFGAIO9.POL9**.

### 7.11.3 AIO9 Gain Amplifier Mode

To configure AIO9 for gain amplifier mode, set **CFGAIO9.MODE9** to 01b.

In this mode, the gain of the amplifier can be set between 1X and 48X. To set the gain, set **CFGAIO9.GAIN9** to the desired value. To switch the output of the amplifier to analog channel AB1 to AB7 on the ABUS, set **CFGAIO9.MUX9** to the desired channel.

### 7.11.4 AIO9 Comparator Mode

To configure AIO9 for comparator mode, set **CFGAIO9.MODE9** to 10b.

In this mode, the comparator hysteresis may be enabled by setting **SMCFG.AIO9HYS** to 1b, and disabled by writing this field to 0b.

The compare value of this comparator can be set to AB1, AB2, AB3 or VTHREF. To select the compare value, set **CFGAIO9.OPT9**. The VTHREF may be set by using **SYSTAT.VTHREF**.

The output polarity of the comparator may be set by setting **CFGAIO9.POL9** to the desired value.

The output of the comparator may be configured by setting the **CFGAIO9.MUX9**. The output can be set to DB1 to DB7 or to **AIOIN1.DIN9**.

### 7.11.5 AIO9Special Mode

In special mode, the AIO9 comparator is enabled. To configure AIO9 for special mode, set **CFGAIO9.MODE9** to 11b.

To enable AIO9 comparator hysteresis, set **SMCFG.AIO9HYS** to 1b. To configure the compare value for the comparator to AB1, AB2 or AB3 use **CFGAIO7.OPT7**.

In special mode, AIO9 allows the user to configure the comparator start point.

Set **CFGAI09.MODE9[0]** to 1b to connect AIO7, AIO8 and AIO9 to AB1 with a 100kOhm resistor to create a star point reference for the comparator.

Set **CFGAI09.MODE9[0]** to 0b to set the AB1 reference to come from AIO6 in amplifier mode. To set AIO6 to amplifier mode, set **CFGAI06.MODE6** to 01b and **CFGAI06.GAIN6** to 000b for direct mode, and **CFGAI06.MUX6** to 1b.

To read the voltage on AIO9, set **CFGAI09.MODE9[1]** to 1b. This setting will MUX AIO9 to AB9 with 40% attenuation so the ADC can read the AIO9 voltage.

To read the comparator output for AIO7, AIO8 or AIO9 for position (POS), set **CFGAI09.OPT9** to the desired value.

The AIO9 Sample and Hold (S/H) bypass may be configured as well. To bypass the POS S/H, set **CFGAI08.OPT8[1]** to 0b. To use POS S/H for use with the EMUX, set **CFGAI08.OPT8[0]** to the 1b.

To select the POS or nIRQ2 output, set the **CFGAI08.OPT8[0]** to the desired value.

When configured in special mode, the user may select the comparator input using a MUX by writing the AIO7CFG.MUX field. The table below shows the comparator input selections that may be used.

**Table 7-5 AIO9 Special Mode Comparator Input Selections**

CFGAI09.MODE	AIO Mode	CFGAI09.MUX	Comparator Input MUX Select	Function
11b	Special Mode	000b	VTHREF	Fixed Threshold
		001b	AB1	Virtual Center-tap for BEMF Zero-Cross
		010b	AB2	
		011b	AB3	
		100b	AIO7	Phase to phase
		101b	AIO9	Phase to phase
		110b	RFU	
		111b	RFU	

The user may configure the comparator hysteresis separately for rising and falling hysteresis as shown in the table below.

**Table 7-6 AIO9 Phase to Phase Comparator Hysteresis Configuration**


SPECFG1.HYSAIO9	SIGSET.HYSMODE	Rising Hysteresis	Falling Hysteresis
0000b	0b	0 mV	0 mV
0001b		0 mV	10 mV
0010b		0 mV	20 mV
0011b		0 mV	40 mV
0100b		10 mV	0 mV
0101b		10 mV	10 mV
0110b		10 mV	20 mV
0111b		10 mV	40 mV
1000b		20 mV	0 mV
1001b		20 mV	10 mV
1010b		20 mV	20 mV
1011b		20 mV	40 mV
1100b		40 mV	0 mV
1101b		40 mV	10 mV
1110b		40 mV	20 mV
1111b		40 mV	40 mV
0000b	1b	0 mV	0 mV
0001b		0 mV	35 mV
0010b		0 mV	70 mV
0011b		0 mV	140 mV
0100b		35 mV	0 mV
0101b		35 mV	35 mV
0110b		35 mV	70 mV
0111b		35 mV	140 mV
1000b		70 mV	0 mV
1001b		70 mV	35 mV
1010b		70 mV	70 mV
1011b		70 mV	140 mV
1100b		140 mV	0 mV
1101b		140 mV	35 mV
1110b		140 mV	70 mV
1111b		140 mV	140 mV

## 7.12 EMUX and ADMUX

The EMUX is a dedicated high-speed, low-latency serial interface to control the ADMUX, AIO7, AIO8, AIO9 POS S/H and the DAOxy S/H using the ADC DTSE sequencing engine.

### 7.12.1 System Block Diagram

Figure 7-9 EMUX and ADMUX System Block Diagram



### 7.12.2 EMUX

The EMUX is a dedicated high-speed low-latency serial interface to control the ADMUX, AIO7, AIO8, AIO9 POS S/H and the DAOxy S/H using the ADC DTSE.

To enable the EMUX, set **ADCSCANCFG.SCANEN** to 01b and enable the EMUX control of the ADMUX and the DAOxy S/H.

Table 7-7 EMUX Message Format

BIT	NAME	DESCRIPTION
7:6	C	Header, write to 01b
5	CMP	Comparator toggle: 1b: Hold POS value 0b: Sample POS value
4	DASH	DAxy S/H toggle: 1b: Hold DAOxy value 0b: Sample DAOxy
3:0	MUX	ADMUX Channel Selector: 1111b: VREF / 2 1110b: AB12 1101b: AB11 1100b: AB10 1011b: AB9 1010b: AB8 1001b: AB7 1000b: AB6 0111b: AB5 0110b: AB4

		0101b: AB3 0100b: AB2 0011b: AB1 0010b: DAO54 0001b: DAO32 0000b: DAO10
--	--	--


The EMUX serial message is transmitted MSB first. The header (C1, C2) is fixed and needs to be written to 01b.

The POS S/H is toggled based on the **CMP** bit in the EMUXD packet with the falling edge of the 3<sup>rd</sup> clock cycle.

The DAOxy S/H is toggled based on the **DASH** bit in the EMUXD packet with the falling edge of the 4<sup>th</sup> clock cycle.

The ADMUX is switched with the falling edge of the 8<sup>th</sup> clock based on the data of bits 3:1 of the EMUXD packet.

**Figure 7-10 EMUX Timing Diagram**



### 7.12.3 ADMUX

The ADMUX is a dedicated analog MUX in the CAFE.

To set the channel on the ADMUX, use the **ADMUX** register. When the EMUX is enabled, the ADMUX can be controlled directly from the ADC DTSE on the MCU using EMUXD.

To enable the ADMUX buffer, set **ADCSCANCFG.ADCBUFEN** to 1b.

To route the output of the ADMUX to AB7, set **AIO6CFG.ADMUX** to 1b.

## 7.13 Register Summary

Table 7-8 CAFE Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
20h	<b>CFGAIO0</b>	AIO0 Configuration	00h
21h	<b>CFGAIO1</b>	AIO1 Configuration	00h
22h	<b>CFGAIO2</b>	AIO2 Configuration	00h
23h	<b>CFGAIO3</b>	AIO3 Configuration	00h
24h	<b>CFGAIO4</b>	AIO4 Configuration	00h
25h	<b>CFGAIO5</b>	AIO5 Configuration	00h
26h	<b>CFGAIO6</b>	AIO6 Configuration	00h
27h	<b>CFGAIO7</b>	AIO7 Configuration	00h
28h	<b>CFGAIO8</b>	AIO8 Configuration	00h
29h	<b>CFGAIO9</b>	AIO9 Configuration	00h
2Ah	<b>SMCFG</b>	Signal manager Configuration	00h
2Bh	<b>HPDAC</b>	High Protection Threshold	00h
2Ch	<b>LPDAC0</b>	Low Protection Threshold	00h
2Dh	<b>LPDAC1</b>	Low Protection Threshold	00h
2Eh	<b>ADCSCANCFG</b>	ADC Scan Control	00h
2Fh	<b>ADMUX</b>	ADC MUX Select	00h
30h	<b>PROTINTEN</b>	Protection Interrupt Enable	00h
31h	<b>PROTINT</b>	Protection Status	00h
32h	<b>AIOOUT0</b>	AIO[5:0] digital output control	00h
33h	<b>AIOOUT1</b>	AIO[9:6] digital output control	00h
34h	<b>AIOIN0</b>	AIO[5:0] digital input control	00h
35h	<b>AIOIN1</b>	AIO[9:6] digital input control	00h
36h	<b>AIOINTEN</b>	AIO[9:6] interrupt enable	00h
37h	<b>AIOINT</b>	AIO[9:6] interrupt flag	00h
38h	<b>ENSIG</b>	Signal Manager Control	00h
39h	<b>SPECCFG1</b>	AIO[9:8] Hysteresis Configuration	00h
3Ah	<b>SPECCFG2</b>	AIO7 Hysteresis and Blanking Time Configuration	00h

## 7.14 Register Detail

### 7.14.1 CFGAIO0

Register 7-1 CFGAIO0 (AIO0 Configuration, 20h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	<b>MODE0</b>	RW	00b	00b	01b
5	<b>OPT0</b>	RW	0b	AIO0 Option: 00b: Input, input state available at <b>AIOIN0.AIO0DIN</b> 01b: High-impedance 10b: Open-drain output 11b: High-impedance	<b>GAIN10</b> Differential amplifier gain setting: 000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
4		RW	0b	If <b>CFGAIO0.OPT0</b> = 00b, AIO0 input polarity setting. If <b>CFGAIO0.OPT0</b> = 10b, AIO0 output polarity setting:  0b: active high 1b: active low	
3	<b>POL0</b>	RW	0b	AIO0 Digital MUX setting:  000b: AIO0 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved
2:0	<b>MUX0</b>	RW	0b	LP10 Comparator option:  00b: LP10 comparator disabled 01b: LP10 comparator enabled with 1µs blanking time 10b: LP10 comparator enabled with 2µs blanking time 11b: LP10 comparator enabled with 4µs blanking time	<b>LPOPT10</b> LP10 Comparator option:  00b: LP10 comparator disabled 01b: LP10 comparator enabled with 1µs blanking time 10b: LP10 comparator enabled with 2µs blanking time 11b: LP10 comparator enabled with 4µs blanking time
		RW	0b		
		RW	0b		

### 7.14.2 CFGAIO1

#### Register 7-2 CFGAIO1 (AIO1 Configuration, 21h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7	MODE1	RW	0b	Reserved	Reserved
6		RW	0b	Reserved	Reserved
5	OPT1	RW	0b	AIO1 IO Option:  00b: Input, input state available at <b>AIOIN0.AIO1DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>HP10PREN</b>  H PROT10 PR Protection enable: 0b: HP10 output to PR disabled 1b: HP10 output to PR enabled
4		RW	0b		<b>LP10PREN</b>  L PROT10 PR Protection enable: 0b: LP10 output to PR disabled 1b: LP10 output to PR enabled
3	POL1	RW	0b	If <b>CFGAIO1.OPT1</b> = 00b, AIO1 input polarity setting. If <b>CFGAIO1.OPT1</b> = 10b, AIO1 output polarity setting:  0b: active high 1b: active low	<b>OS10EN</b>  Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by VREF/2
2:0	MUX1	RW	0b	If <b>CFGAIO1.OPT1</b> = 00b, Reserved  If <b>CFGAIO1.OPT1</b> = 10b, Output polarity, set AIO1 state according to MUX1:  000b: AIO1 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>CAL10EN</b>  Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
		RW	0b		<b>HP10OPT</b>  HP10 Comparator setting: 00b: HP10 comparator disabled 01b: HP10 comparator enabled with 1µs blanking time 10b: HP10 comparator enabled with 2µs blanking time 11b: HP10 comparator enabled with 4µs blanking time
		RW	0b		

### 7.14.3 CFGAIO2

Register 7-3 CFGAIO2 (AIO2 Configuration, 22h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	<b>MODE2</b>	RW	00b	00b	01b
5	<b>OPT2</b>	RW	0b	AIO2 Option: 00b: Input, input state available at <b>AIOINO.AI2DIN</b> 01b: High-impedance 10b: Open-drain output 11b: High-impedance	<b>GAIN32</b>  Differential amplifier gain setting:  000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
4		RW	0b	If <b>CFGAIO2.OPT2</b> = 00b, AIO2 input polarity setting. If <b>CFGAIO2.OPT2</b> = 10b, AIO2 output polarity setting:  0b: active high 1b: active low	
3	<b>POL2</b>	RW	0b	AIO0 Digital MUX setting:  000b: AIO2 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved
2:0	<b>MUX2</b>	RW	0b	LP32 Comparator option:  00b: LP32 comparator disabled 01b: LP32 comparator enabled with 1µs blanking time 10b: LP32 comparator enabled with 2µs blanking time 11b: LP32 comparator enabled with 4µs blanking time	<b>LP32OPT</b>
		RW	0b		
		RW	0b		

#### 7.14.4 CFGAIO3

##### Register 7-4 CFGAIO3 (AIO3 Configuration, 23h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7	MODE3	RW	0b	Reserved	Reserved
6		RW	0b	Reserved	Reserved
5	OPT3	RW	0b	AIO3 IO Option:  00b: Input, input state available at <b>AIOIN0.AIO3DIN</b> 01b: High-impedance 10b: Open-drain output 11b: High-impedance	<b>HP32PREN</b>  H PROT32 PR Protection enable: 0b: HP32 output to PR disabled 1b: HP32 output to PR enabled
4		RW	0b		<b>LP32PREN</b>  L PROT32 PR Protection enable: 0b: LP32 output to PR disabled 1b: LP32 output to PR enabled
3	POL3	RW	0b	If <b>CFGAIO3.OPT3</b> = 00b, AIO3 input polarity setting. If <b>CFGAIO3.OPT3</b> = 10b, AIO3 output polarity setting:  0b: active high 1b: active low	<b>OS32EN</b>  Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by VREF/2
2:0	MUX3	RW	0b	If <b>CFGAIO3.OPT3</b> = 00b, Reserved  If <b>CFGAIO3.OPT3</b> = 10b, Output polarity, set AIO3 state according to MUX3:  000b: AIO3 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>CAL32EN</b>  Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
		RW	0b		<b>HP32OPT</b>  HP32 Comparator setting: 00b: HP32 comparator disabled 01b: HP32 comparator enabled with 1µs blanking time 10b: HP32 comparator enabled with 2µs blanking time 11b: HP32 comparator enabled with 4µs blanking time
		RW	0b		

### 7.14.5 CFGAIO4

#### Register 7-5 CFGAIO4 (AIO4 Configuration, 24h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	<b>MODE4</b>	RW	00b	00b	01b
5	<b>OPT4</b>	RW	0b	AIO4 IO Option: 00b: Input, input state available at <b>AIOIN0.AI4DIN</b> 01b: High-impedance 10b: Open-drain output 11b: High-impedance	<b>GAIN54</b>  Differential amplifier gain setting:  000b: 1x 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
4		RW	0b		
3	<b>POL4</b>	RW	0b	If <b>CFGAIO4.OPT4</b> = 00b, AIO4 input polarity setting. If <b>CFGAIO4.OPT4</b> = 10b, AIO4 output polarity setting:  0b: active high 1b: active low	
2:0	<b>MUX4</b>	RW	0b	If <b>CFGAIO4.OPT4</b> = 00b, Reserved	Reserved
		RW	0b	If <b>CFGAIO4.OPT4</b> = 10b, Output polarity, set to AIO4 state according to MUX4:  000b: AIO4 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>LP54OPT</b>  LP54 Comparator option:  00b: LP54 comparator disabled 01b: LP54 comparator enabled with 1µs blanking time 10b: LP54 comparator enabled with 2µs blanking time 11b: LP54 comparator enabled with 4µs blanking time
		RW	0b		

### 7.14.6 CFGAIO5

#### Register 7-6 CFGAIO5 (AIO5 Configuration, 25h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7	MODE5	RW	0b	Reserved	Reserved
6		RW	0b	Reserved	Reserved
5	OPT5	RW	0b	AIO5 IO Mode:  00b: Input, input state available at <b>AIOIN0.AIO5DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>HP54PREN</b>  H PROT54 PR Protection enable: 0b: HP54 output to PR disabled 1b: HP54 output to PR enabled
4		RW	0b		<b>LP54PREN</b>  L PROT54 PR Protection enable: 0b: LP54 output to PR disabled 1b: LP54 output to PR enabled
3	POL5	RW	0b	If <b>CFGAIO5.OPT5</b> = 00b, AIO5 input polarity setting. If <b>CFGAIO5.OPT5</b> = 10b, AIO5 output polarity setting:  0b: active high 1b: active low	<b>OS54EN</b>  Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by VREF/2
2:0	MUX5	RW	0b	If <b>CFGAIO5.OPT5</b> = 00b, Reserved  If <b>CFGAIO5.OPT5</b> = 10b, Output polarity, set AIO5 state according to MUX5:  000b: AIO5 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>CAL54EN</b>  Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
		RW	0b		<b>HP54OPT</b>  HP54 Comparator option: 00b: HP54 comparator disabled 01b: HP54 comparator enabled with 1µs blanking time 10b: HP54 comparator enabled with 2µs blanking time 11b: HP54 comparator enabled with 4µs blanking time
		RW	0b		

### 7.14.7 CFGAIO6

Register 7-7 CFGAIO6 (AIO6 Configuration, 26h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	<b>MODE6</b> 00b	<b>MODE6</b> 01b	<b>MODE6</b> 10b	<b>MODE6</b> 11b
5	<b>OPT6</b>  AIO6 IO Setting:  00b: Input, input state available at <b>AIOIN1.AIO6DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>GAIN6</b>  Amplifier gain setting:  000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	<b>OPT6</b>  AIO6 Comparator Reference select:  00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	<b>ADMUX</b>  ADMUX ADC output MUX:  0b: Do not MUX ADMUX output to AB7 1b: MUX ADMUX output to AB7
4				<b>SWAP</b>  Buffer Swap:  0b: Do not swap buffer offset 1b: Swap buffer offset
3	<b>POL6</b>  If <b>CFGAI06.OPT6</b> = 00b, AIO6 Input Polarity Setting.  If <b>CFGAI06.OPT6</b> = 10b, AIO6 Output Polarity Setting.  00b: active-high 01b: active-low		<b>POL6</b>  AIO6 Comparator output polarity setting:  0b: active-high 1b: active-low	Reserved, write to 0b
2:0	<b>MUX6</b>  If <b>CFGAI06.OPT6</b> = 00b, Reserved.  If <b>CFGAI06.OPT6</b> = 10b, Output Polarity, set AIO6 state according to MUX6:  000b: DOUT6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX6</b>  Analog MUX Setting:  000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	<b>MUX6</b>  Send AIO6 comparator output state to internal digital bus and <b>AIOIN1.AIO6DIN</b> :  000b: DB6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX6</b>  Analog MUX Setting:  000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7

### 7.14.8 CFGAIO7

#### Register 7-8 CFGAIO7 (AIO7 Configuration, 27h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	<b>MODE7</b> 00b	<b>MODE7</b> 01b	<b>MODE7</b> 10b	<b>MODE7</b> 11b
5	<b>OPT7</b>  AIO7 IO Setting:  00b: Input, input state available at <b>AIOIN1.AIO7DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>GAIN7</b>  Amplifier gain setting:  000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	<b>OPT7</b>  AIO7 Comparator Reference select:  00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	Reserved, write as 0
4			<b>POL7</b>  AIO7 Comparator output polarity setting:  0b: active-high 1b: active-low	Reserved, write as 0
3	<b>POL7</b>  If <b>CFGAIO7.OPT7</b> = 00b, AIO6 Input Polarity Setting.  If <b>CFGAIO7.OPT7</b> = 10b, AIO7 Output Polarity Setting.  00b: active-high 01b: active-low		<b>POL7</b>  AIO7 Comparator output polarity setting:  0b: active-high 1b: active-low	<b>POL7</b>  AIO7 Comparator output polarity setting:  0b: active-high 1b: active-low
2:0	<b>MUX7</b>  If <b>CFGAIO7.OPT7</b> = 00b, Reserved.  If <b>CFGAIO7.OPT7</b> = 10b, Output Polarity, set AIO7 state according to MUX7:  000b: DOUT7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX7</b>  Analog MUX Setting:  000b: AB7 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	<b>MUX7</b>  Send AIO7 comparator output state to internal digital bus and <b>AIOIN1.AIO7DIN</b> :  000b: DB7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX7</b>  Special Mode Comparator Input MUX Selection:  000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO8 (Phase to phase) 101b: AIO9 (Phase to phase) 110b: RFU 111b: RFU

### 7.14.9 CFGAIO8

#### Register 7-9 CFGAIO8 (AIO8 Configuration, 28h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	<b>MODE8</b> 00b	<b>MODE8</b> 01b	<b>MODE8</b> 10b	<b>MODE8</b> 11b
5	<b>OPT8</b> AIO8 IO Setting: 00b: Input, input state available at <b>AIOIN1.AIO8DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>GAIN8</b> Amplifier gain setting:  000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	<b>OPT8</b> AIO8 Comparator Reference select:  00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	<b>OPT8[1]</b> Comparator S/H output: 0b: raw comparator output 1b: S/H of raw comparator output
4				<b>OPT8[0]</b> Comparator output MUX: 0b: nIRQ2 (AIO6/7/8/9 interrupt) 1b: POS (BEMF detection)
3	<b>POL8</b> If <b>CFGAI08.OPT8</b> = 00b, AIO8 Input Polarity Setting. If <b>CFGAI08.OPT8</b> = 10b, AIO8 Output Polarity Setting. 00b: active-high 01b: active-low		<b>POL8</b> AIO8 Comparator output polarity setting: 0b: active-high 1b: active-low	<b>POL8</b> AIO8 Comparator output polarity setting: 0b: active-high 1b: active-low
2:0	<b>MUX8</b> Digital MUX: 000b: DOUT 8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX8</b> Analog MUX Setting:  000b: AB8 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	<b>MUX8</b> Digital MUX:  000b: AIO8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX8</b> Special Mode Comparator Input MUX Selection:  000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (Phase to phase) 101b: AIO9 (Phase to phase) 110b: RFU 111b: RFU

### 7.14.10 CFGAIO9

#### Register 7-10 CFGAIO9 (AIO9 Configuration, 29h)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	<b>MODE9</b> 00b	<b>MODE9</b> 01b	<b>MODE9</b> 10b	<b>MODE9</b> 11b
5	<b>OPT9</b> AIO9 IO Setting: 00b: Input, input state available at <b>AIOIN1.AIO9DIN</b> 01b: Reserved 10b: Open-drain output 11b: Reserved	<b>GAIN9</b> Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	<b>OPT9</b> AIO9 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	<b>OPT9</b> AIO789 comparator output to POS: 00b: not connected 01b: MUX AIO7 comparator output to POS 10b: MUX AIO8 comparator output to POS 11b: MUX AIO9 comparator output to POS
4	<b>POL9</b> If <b>CFGAI09.OPT9</b> = 00b, AIO9 Input Polarity Setting. If <b>CFGAI09.OPT9</b> = 10b, AIO9 Output Polarity Setting. 00b: active-high 01b: active-low	<b>POL9</b>	<b>POL9</b> AIO9 Comparator output polarity setting: 0b: active-high 1b: active-low	<b>POL9</b> AIO9 Comparator output polarity setting: 0b: active-high 1b: active-low
2:0	<b>MUX9</b> Digital MUX: 000b: DOUT 9 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX9</b> Analog MUX Setting: 000b: AB9 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	<b>MUX9</b> Digital MUX: 000b: AIO9 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	<b>MUX9</b> Special Mode Comparator Input MUX Selection: 000b: VTHREF 001b: AB1 (Virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (Phase to phase) 101b: AIO8 (Phase to phase) 110b: RFU 111b: RFU

## 7.14.11 SMCFG

## Register 7-11 SMCFG (Signal Manager Configuration, 2Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>HYSMODE</b>	RW	0b	Hysteresis mode
6:5	<b>BLANKMODE</b>	RW	0b	BEMF Comparator Blanking Mode: 00b: Disabled 01b: Leading Edge Blanking 10b: Trailing Edge Blanking 11b: Lead and Trailing Edge Blanking
4	<b>AIO6HYS</b>	RW	0b	AIO6 Comparator Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
3	<b>HPROTHYS</b>	RW	0b	HPx Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
2	<b>LPROTHYS</b>	RW	0b	LPx Hysteresis. 1b: Comparator Hysteresis enabled 0b: Comparator Hysteresis disabled
1	<b>LPDACAB3</b>	RW	0b	Connect LPDAC output to AB3. 1b: LPDAC output connected to AB3 0b: LPDAC output not connected to AB3
0	<b>HPDACAB2</b>	RW	0b	Connect HPDAC output to AB2. 1b: HPDAC output connected to AB2 0b: HPDAC output not connected to AB2

### 7.14.12 HPDAC

**Register 7-12 HPDAC (HPDAC Setting, 2Bh)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	<b>HPDAC</b>	RW	0	HPDAC Setting: FFh: 255/256 * VREF .. 00h 0/256 * VREF

### 7.14.13 LPDAC0

**Register 7-13 LPDAC0 (LPDAC0 Setting, 2Ch)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	<b>LPDAC[9:2]</b>	RW	0b	LPDAC Setting bit 9 to bit 2.

### 7.14.14 LPDAC1

**Register 7-14 LPDAC1 (LPDAC1 Setting, 2Dh)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	<b>Reserved</b>	RW	0b	Reserved, write to 0.
1:0	<b>LPDAC[1:0]</b>	RW	0b	LPDAC Setting bit 1 to bit 0.

## 7.14.15 ADCSCANCFG

## Register 7-15 ADCSCANCFG (ADCSCAN Configuration, 2Eh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	<b>Reserved</b>	RW	0b	Reserved, write to 0x0
4	<b>SCANEN</b>	RW	0b	ADC Scan Control Enable. 1b: enabled 0b: disabled
3	<b>ADCBUFEN</b>	RW	0b	ADC Buffer Enable. 1b: enabled 0b: disabled
2	<b>DAO10SH</b>	RW	0b	DAO10 Sample and Hold buffer enable. 1b: enable S/H 0b: disable and bypass S/H
1	<b>DAO32SH</b>	RW	0b	DAO32 Sample and Hold buffer enable. 1b: enable S/H 0b: disable and bypass S/H
0	<b>DAO54SH</b>	RW	0b	DAO54 Sample and Hold buffer enable. 1b: enable S/H 0b: disable and bypass S/H

### 7.14.16 ADCMUX

**Register 7-16 ADCMUX (ADC MUX Selection, 2Fh)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>Reserved</b>	RW	0b	Reserved, write to 0.
3:0	<b>MUXA</b>	RW	0b	ADC Mux Channel Selector <b>when</b> <b>ADCSCANCFG.SCANEN = 0</b> (or when <b>ADCSCANCFG.SCANEN = 1</b> and SH1 = 1):  1111b: VREF / 2 1110b: AB12 1101b: AB11 1100b: AB10 1011b: AB9 1010b: AB8 1001b: AB7 1000b: AB6 0111b: AB5 0110b: AB4 0101b: AB3 0100b: AB2 0011b: AB1 0010b: DAO54 0001b: DAO32 0000b: DAO10

## 7.14.17 PROTINTEN

Register 7-17 PROTINTEN (Protection Interrupt Enable, 30h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>Reserved</b>	RW	0b	Reserved, write to 0.
6	<b>HP54INTEN</b>	RW	0b	H PROT54 Interrupt enable.  1b: enable 0b: disabled
5	<b>HP32INTEN</b>	RW	0b	H PROT32 Interrupt enable.  1b: enable 0b: disabled
4	<b>HP10INTEN</b>	RW	0b	H PROT10 Interrupt enable.  1b: enable 0b: disabled
3	<b>Reserved</b>	RW	0b	Reserved, write to 0.
2	<b>LP54INTEN</b>	RW	0b	L PROT54 Interrupt enable.  1b: enable 0b: disabled
1	<b>LP32INTEN</b>	RW	0b	L PROT32 Interrupt enable.  1b: enable 0b: disabled
0	<b>LP10INTEN</b>	RW	0b	L PROT10 Interrupt enable.  1b: enable 0b: disabled

## 7.14.18 PROTINT

Register 7-18 PROTINT (Protection Interrupt Flag, 31h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>Reserved</b>	RW	0b	Reserved, write to 0.
6	<b>HP54INT</b>	RW	0b	H PROT54 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt
5	<b>HP32INT</b>	RW	0b	H PROT32 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt
4	<b>HP10INT</b>	RW	0b	H PROT10 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt
3	<b>Reserved</b>	RW	0b	Reserved, write to 0.
2	<b>LP54INT</b>	RW	0b	L PROT54 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt
1	<b>LP32INT</b>	RW	0b	L PROT32 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt
0	<b>LP10INT</b>	RW	0b	L PROT10 Interrupt.  1b: Interrupt, write 1 to clear 0b: No interrupt

### 7.14.19 AIOOUT0

**Register 7-19 AIOOUT0 (AIO[5:0] Digital Output Control, 32h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	<b>Reserved</b>	RW	0b	Reserved, write to 0.
5	<b>DOUT5</b>	RW	0b	Data output from AIO5.
4	<b>DOUT4</b>	RW	0b	Data output from AIO4.
3	<b>DOUT3</b>	RW	0b	Data output from AIO3.
2	<b>DOUT2</b>	RW	0b	Data output from AIO2.
1	<b>DOUT1</b>	RW	0b	Data output from AIO1.
0	<b>DOUT0</b>	RW	0b	Data output from AIO0.

### 7.14.20 AIOOUT1

**Register 7-20 AIOOUT1 (AIO[9:6] Digital Output Control, 33h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>Reserved</b>	RW	0b	Reserved, write to 0.
3	<b>DOUT9</b>	RW	0b	Data output from AIO9.
2	<b>DOUT8</b>	RW	0b	Data output from AIO8.
1	<b>DOUT7</b>	RW	0b	Data output from AIO7.
0	<b>DOUT6</b>	RW	0b	Data output from AIO6.

### 7.14.21 AIOIN0

Register 7-21 AIOIN0 (AIO[5:0] Digital Input Control, 34h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	<b>Reserved</b>	RW	0b	Reserved, write to 0.
5	<b>DIN5</b>	R	0b	Data input from AIO5.
4	<b>DIN4</b>	R	0b	Data input from AIO4.
3	<b>DIN3</b>	R	0b	Data input from AIO3.
2	<b>DIN2</b>	R	0b	Data input from AIO2.
1	<b>DIN1</b>	R	0b	Data input from AIO1.
0	<b>DIN0</b>	R	0b	Data input from AIO0.

### 7.14.22 AIOIN1

Register 7-22 AIOIN1 (AIO[9:6] Digital Input Control, 35h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>Reserved</b>	RW	0b	Reserved, write to 0.
3	<b>DIN9</b>	R	0b	Data input from AIO9.
2	<b>DIN8</b>	R	0b	Data input from AIO8.
1	<b>DIN7</b>	R	0b	Data input from AIO7.
0	<b>DIN6</b>	R	0b	Data input from AIO6.

### 7.14.23 AIOINTEN

Register 7-23 AIOINTEN (AIO[9:6] Interrupt Enable, 36h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>AIO9REINTEN</b>	RW	0b	AIO9 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
6	<b>AIO8REINTEN</b>	RW	0b	AIO8 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
5	<b>AIO7REINTEN</b>	RW	0b	AIO7 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
4	<b>AIO6REINTEN</b>	RW	0b	AIO6 digital input rising edge interrupt enable. 1b: enabled 0b: disabled
3	<b>AIO9FEINTEN</b>	RW	0b	AIO9 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
2	<b>AIO8FEINTEN</b>	RW	0b	AIO8 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
1	<b>AIO7FEINTEN</b>	RW	0b	AIO7 digital input falling edge interrupt enable. 1b: enabled 0b: disabled
0	<b>AIO6FEINTEN</b>	RW	0b	AIO6 digital input falling edge interrupt enable. 1b: enabled 0b: disabled

### 7.14.24 AIOINT

Register 7-24 AIOINT (AIO[9:6] Interrupt Flag, 37h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>Reserved</b>	RW	0b	Reserved, write to 0.
3	<b>AIO9INT</b>	RW	0b	AIO9 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
2	<b>AIO8INT</b>	RW	0b	AIO8 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
1	<b>AIO7INT</b>	RW	0b	AIO7 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt
0	<b>AIO6INT</b>	RW	0b	AIO6 Interrupt. 1b: Interrupt, clear by writing 1b 0b: No Interrupt

### 7.14.25 SMCTL

Register 7-25 SMCTL (Signal Manager Control, 38h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	<b>Reserved</b>	RW	0b	Reserved, write to 0.
0	<b>SMEN</b>	RW	0b	Signal Manager Enable. 1b: Enabled 0b: Disabled

### 7.14.26 SPECCFG1

Register 7-26 SPECCFG1 (AIO[9:8] Hysteresis Configuration, 39h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>HYSAIO8</b>	RW	0000b	<p>AIO8 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If <b>SMCFG.HYSMODE</b> = 0b:</p> <ul style="list-style-type: none"> <li>0000b: rising = 0 mV, falling = 0 mV</li> <li>0001b: rising = 0 mV, falling = 10 mV</li> <li>0010b: rising = 0 mV, falling = 20 mV</li> <li>0011b: rising = 0 mV, falling = 40 mV</li> <li>0100b: rising = 10 mV, falling = 0 mV</li> <li>0101b: rising = 10 mV, falling = 10 mV</li> <li>0110b: rising = 10 mV, falling = 20 mV</li> <li>0111b: rising = 10 mV, falling = 40 mV</li> <li>1000b: rising = 20 mV, falling = 0 mV</li> <li>1001b: rising = 20 mV, falling = 10 mV</li> <li>1010b: rising = 20 mV, falling = 20 mV</li> <li>1011b: rising = 20 mV, falling = 40 mV</li> <li>1100b: rising = 40 mV, falling = 0 mV</li> <li>1101b: rising = 40 mV, falling = 10 mV</li> <li>1110b: rising = 40 mV, falling = 20 mV</li> <li>1111b: rising = 40 mV, falling = 40 mV</li> </ul> <p>If <b>SMCFG.HYSMODE</b> = 1b:</p> <ul style="list-style-type: none"> <li>0000b: rising = 0 mV, falling = 0 mV</li> <li>0001b: rising = 0 mV, falling = 35 mV</li> <li>0010b: rising = 0 mV, falling = 70 mV</li> <li>0011b: rising = 0 mV, falling = 140 mV</li> <li>0100b: rising = 35 mV, falling = 0 mV</li> <li>0101b: rising = 35 mV, falling = 35 mV</li> <li>0110b: rising = 35 mV, falling = 70 mV</li> <li>0111b: rising = 35 mV, falling = 140 mV</li> <li>1000b: rising = 70 mV, falling = 0 mV</li> <li>1001b: rising = 70 mV, falling = 35 mV</li> <li>1010b: rising = 70 mV, falling = 70 mV</li> <li>1011b: rising = 70 mV, falling = 140 mV</li> <li>1100b: rising = 140 mV, falling = 0 mV</li> <li>1101b: rising = 140 mV, falling = 35 mV</li> <li>1110b: rising = 140 mV, falling = 70 mV</li> <li>1111b: rising = 140 mV, falling = 140 mV</li> </ul>
3:0	<b>HYSAIO9</b>	RW	0000b	<p>AIO9 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If <b>SMCFG.HYSMODE</b> = 0b:</p> <ul style="list-style-type: none"> <li>0000b: rising = 0 mV, falling = 0 mV</li> <li>0001b: rising = 0 mV, falling = 10 mV</li> <li>0010b: rising = 0 mV, falling = 20 mV</li> <li>0011b: rising = 0 mV, falling = 40 mV</li> <li>0100b: rising = 10 mV, falling = 0 mV</li> <li>0101b: rising = 10 mV, falling = 10 mV</li> <li>0110b: rising = 10 mV, falling = 20 mV</li> <li>0111b: rising = 10 mV, falling = 40 mV</li> <li>1000b: rising = 20 mV, falling = 0 mV</li> <li>1001b: rising = 20 mV, falling = 10 mV</li> <li>1010b: rising = 20 mV, falling = 20 mV</li> <li>1011b: rising = 20 mV, falling = 40 mV</li> <li>1100b: rising = 40 mV, falling = 0 mV</li> <li>1101b: rising = 40 mV, falling = 10 mV</li> <li>1110b: rising = 40 mV, falling = 20 mV</li> <li>1111b: rising = 40 mV, falling = 40 mV</li> </ul>

				<p>If <b>SMCFG.HYSMODE</b> = 1b:</p> <p>0000b: rising = 0 mV, falling = 0 mV 0001b: rising = 0 mV, falling = 35 mV 0010b: rising = 0 mV, falling = 70 mV 0011b: rising = 0 mV, falling = 140 mV 0100b: rising = 35 mV, falling = 0 mV 0101b: rising = 35 mV, falling = 35 mV 0110b: rising = 35 mV, falling = 70 mV 0111b: rising = 35 mV, falling = 140 mV 1000b: rising = 70 mV, falling = 0 mV 1001b: rising = 70 mV, falling = 35 mV 1010b: rising = 70 mV, falling = 70 mV 1011b: rising = 70 mV, falling = 140 mV 1100b: rising = 140 mV, falling = 0 mV 1101b: rising = 140 mV, falling = 35 mV 1110b: rising = 140 mV, falling = 70 mV 1111b: rising = 140 mV, falling = 140 mV</p>
--	--	--	--	---

### 7.14.27 SPECCFG2

#### Register 7-27 SPECCFG2 (AIO7 Hysteresis and Blanking Time Configuration, 3Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	<b>HYSAIO8</b>	RW	0000b	<p>AIO7 Special Mode Comparator Rising/Falling Hysteresis.</p> <p>If <b>SMCFG.HYSMODE</b> = 0b:</p> <ul style="list-style-type: none"> <li>0000b: rising = 0 mV, falling = 0 mV</li> <li>0001b: rising = 0 mV, falling = 10 mV</li> <li>0010b: rising = 0 mV, falling = 20 mV</li> <li>0011b: rising = 0 mV, falling = 40 mV</li> <li>0100b: rising = 10 mV, falling = 0 mV</li> <li>0101b: rising = 10 mV, falling = 10 mV</li> <li>0110b: rising = 10 mV, falling = 20 mV</li> <li>0111b: rising = 10 mV, falling = 40 mV</li> <li>1000b: rising = 20 mV, falling = 0 mV</li> <li>1001b: rising = 20 mV, falling = 10 mV</li> <li>1010b: rising = 20 mV, falling = 20 mV</li> <li>1011b: rising = 20 mV, falling = 40 mV</li> <li>1100b: rising = 40 mV, falling = 0 mV</li> <li>1101b: rising = 40 mV, falling = 10 mV</li> <li>1110b: rising = 40 mV, falling = 20 mV</li> <li>1111b: rising = 40 mV, falling = 40 mV</li> </ul> <p>If <b>SMCFG.HYSMODE</b> = 1b:</p> <ul style="list-style-type: none"> <li>0000b: rising = 0 mV, falling = 0 mV</li> <li>0001b: rising = 0 mV, falling = 35 mV</li> <li>0010b: rising = 0 mV, falling = 70 mV</li> <li>0011b: rising = 0 mV, falling = 140 mV</li> <li>0100b: rising = 35 mV, falling = 0 mV</li> <li>0101b: rising = 35 mV, falling = 35 mV</li> <li>0110b: rising = 35 mV, falling = 70 mV</li> <li>0111b: rising = 35 mV, falling = 140 mV</li> <li>1000b: rising = 70 mV, falling = 0 mV</li> <li>1001b: rising = 70 mV, falling = 35 mV</li> <li>1010b: rising = 70 mV, falling = 70 mV</li> <li>1011b: rising = 70 mV, falling = 140 mV</li> <li>1100b: rising = 140 mV, falling = 0 mV</li> <li>1101b: rising = 140 mV, falling = 35 mV</li> <li>1110b: rising = 140 mV, falling = 70 mV</li> <li>1111b: rising = 140 mV, falling = 140 mV</li> </ul>
3:0	<b>BLANKTIME</b>	RW	0000b	<p>Blanking time for special mode comparators (AIO[9:7]):</p> <ul style="list-style-type: none"> <li>0000b: 66ns</li> <li>0001b: 116ns</li> <li>0010b: 215ns</li> <li>0011b: 265ns</li> <li>0100b: 314ns</li> <li>0101b: 364ns</li> <li>0110b: 415ns</li> <li>0111b: 516ns</li> <li>1000b: 566ns</li> <li>1001b: 617ns</li> <li>1010b: 769ns</li> <li>1011b: 871ns</li> <li>1100b: 973ns</li> <li>1101b: 1229ns</li> <li>1110b: 1847ns</li> <li>1111b: 2468ns</li> </ul>

## 8 APPLICATION SPECIFIC POWER DRIVER

### 8.1 Overview


The Application Specific Power Drivers (ASPD) module handles power driving for power and motor control applications. The ASPD contains three low-side gate drivers (DRLx), three high-side gate drivers (DRHx). Each gate driver can drive an external MOSFET or IGBT switch in response to high-speed control signals from the microcontroller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver.

### 8.2 Features

- 3 low-side and 3 high-side gate drivers
- 1.5A gate driving capability
- Configurable delays and fast fault protection

### 8.3 System Block Diagram

Figure 8-1 ASPD System Block Diagram




## 8.4 Enabling the ASPD

## 8.5 ENHS1, ENLS1 Protection

### 8.5.1 System Block Diagram

Figure 8-2 ENHS1, ENLS1 Protection



### 8.5.2 ENHS1, ENLS1 Protection

The PR1 and PR2 signals from the AIOx inputs in the CAFE can be used to disable the gate drivers in the ASPD, separated into two groups:

- The ENHS1 signal protects the high-side drivers DRH3, DRH4 and DRH5
- The ENLS1 signal protects the low-side drivers DRL0, DRL1 and DRL2

To enable the ENLS1 protection using PR1 as input, use **CFGDRV1.LSPR1EN**. To enable the ENHS1 protection using PR1 as input, use **CFGDRV1.HS1EN**.

To enable the ENLS1 protection using PR2 as input, use **CFGDRV1.LSPR2EN**. To enable the ENHS1 protection using PR2 as input, use **CFGDRV1.HS2EN**.

### 8.5.3 DRL0


DRL0 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB0. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH3 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB0 input to the DRL0 output may be configured using **CFGDRV0.PROP0** between 0 to 200ns.

To enable the ASPD (and DRL0) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH3 and DRL0 are not on at the same time. To enable BBM control, set **ENBBM.ENBBM** to 1b.

**Figure 8-3 DRL0 System Block Diagram**



### 8.5.4 DRL1


DRL1 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB1. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH4 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB1 input to the DRL1 output may be configured using **DRVCFG0.PROP1** between 0 to 200ns.

To enable the ASPD (and DRL1) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH4 and DRL1 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

**Figure 8-4 DRL1 System Block Diagram**



### 8.5.5 DRL2


DRL2 is a push-pull low-side gate driver, controlled by a digital input from the MCU on pin PB2. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRH5 and configurable protection disable with ENLS1 protection.

The propagation delay for the PB2 input to the DRL2 output may be configured using **DRVCFG0.PROP2** between 0 to 200ns.

To enable the ASPD (and DRL2) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH5 and DRL2 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

**Figure 8-5 DRL2 System Block Diagram**



### 8.5.6 DRH3


DRH3 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB4. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL0 and configurable protection disable with ENHS1 protection from the CAFE.

The propagation delay for the PB4 input to the DRH3 output may be configured using **DRVCFG0.PROP3** between 0 to 200ns.

To enable the ASPD (and DRH3) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH3 and DRL0 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

**Figure 8-6 DRH3 System Block Diagram**



### 8.5.7 DRH4


DRH4 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB5. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL1 and configurable protection disable with ENHS1 protection from the CAFE.

The propagation delay for the PB5 input to the DRH4 output may be configured using **DRVCFG1.PROP4** between 0 to 200ns.

To enable the ASPD (and DRH4) set **DRVCTL.DRVEN** to 1b. The protection signal ENLS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH4 and DRL1 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

**Figure 8-7 DRH4 System Block Diagram**



### 8.5.8 DRH5


DRH5 is a push-pull high-side gate driver, controlled by a digital input from the MCU on pin PB6. The gate driver has configurable propagation delay, hardware dead-time, global driver enable, and configurable break-before-make with DRL1 and configurable protection disable with ENHS1 protection from the CAFE.

The propagation delay for the PB6 input to the DRH5 output may be configured using **DRVCFG1.PROP5** between 0 to 200ns.

To enable the ASPD (and DRH5) set **DRVCTL.DRVEN** to 1b. The protection signal ENHS1 will disable the ASPD if configured.

Break before make (BBM) control enforces that the high-side and low-side gate drivers for DRH5 and DRL2 are not on at the same time. To enable BBM control, set **BBMCTL.BBMEN** to 1b.

**Figure 8-8 DRH5 System Block Diagram**



## 8.6 Register Summary

Table 8-1 ASPD Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
60h	<b>DRVCFG0</b>	Driver Configuration 0	00h
61h	<b>DRVCFG1</b>	Driver Configuration 1	00h
62h	<b>CLKOUTCFG</b>	CLKOUT Configuration	00h
63h	<b>DRVCFG2</b>	Driver Configuration 2	00h
66h	<b>DRVCTL</b>	Gate Driver Control	00h
67h	<b>ENBBM</b>	Protection Control	00h
68h	<b>PROTCTL</b>	Driver Protection Control	00h

## 8.7 Register Detail

### 8.7.1 DRVCFG0

Register 8-1 DRVCFG0 (Driver Configuration 0, 60h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	<b>PROP3</b>	RW	00b	Propagation delay for DRL3, DRH3 or OP3.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
5:4	<b>PROP2</b>	RW	00b	Propagation delay for DRL2.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
3:2	<b>PROP1</b>	RW	00b	Propagation delay for DRL1.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
1:0	<b>PROP0</b>	RW	00b	Propagation delay for DRL0.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns

## 8.7.2 DRVCFG1

## Register 8-2 DRVCFG1 (Driver Configuration 1, 61h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	<b>HSPR1EN</b>	RW	0b	High side PR1 protection enable. 0b: PR1 disabled 1b: PR1 enabled
6	<b>HSPR2EN</b>	RW	0b	High side PR2 protection enable. 0b: PR2 disabled 1b: PR2 enabled
5	<b>LSPR1EN</b>	RW	0b	Low side PR1 protection enable. 0b: PR1 disabled 1b: PR1 enabled
4	<b>LSPR2EN</b>	RW	0b	Low side PR2 protection enable. 0b: PR2 disabled 1b: PR2 enabled
3:2	<b>PROP5</b>	RW	00b	Propagation delay for DRL5, DRH5 or OP5.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns
1:0	<b>PROP4</b>	RW	00b	Propagation delay for DRL4, DRH4 or OP4.  00b: 0ns 01b: 50ns 10b: 100ns 11b: 200ns

### 8.7.3 CLKOUTCFG

**Register 8-3 CLKOUTCFG (CLKOUT Configuration, 62h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:3	<b>Reserved</b>	RW	00b	Reserved, write to 0.
2	<b>EN_CLKOUT</b>	RW	00b	Enable CLKOUT: 0b: disabled 1b: enabled
1:0	<b>CLKOUTSEL</b>	RW	0b	Setting for CLKOUT: 00b: High-Z 01b: 250Hz 10b: 580Hz 11b: 1.16kHz

### 8.7.4 DRVCFG2

**Register 8-4 DRVCFG2 (Driver Manager Configuration 2, 63h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	<b>Reserved</b>	RW	0	Reserved, write to 0.
1	<b>PULSEEXTDIS</b>	RW	0b	Disable Pulse extension: 0b: Pulse extension enabled 1b: Pulse extension disabled
0	<b>Reserved</b>	RW	0	Reserved, write as 0.

### 8.7.5 DRVCTL

**Register 8-5 DRVCTL (ASPD Control, 66h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	<b>Reserved</b>	RW	0	Reserved, write to 0.
0	<b>DRVEN</b>	RW	0b	Application Specific Power Driver Enable.  0b: disabled 1b: enabled

### 8.7.6 ENBBM

**Register 8-6 ENBBM (Enable break before make, 67h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	<b>Reserved</b>	RW	0	Reserved, write to 0.
0	<b>ENBBM</b>	RW	0b	Break before make enable:  0b: disabled 1b: enabled

### 8.7.7 PROTCTL

**Register 8-7 PROTCTL (Driver Protection Control, 68h)**

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	<b>Reserved</b>	RW	0	Reserved, write to 0.
0	<b>PROTCTL</b>	RW	0b	Select input signal for PROT:  0b: PR1 1b: nIRQ2

## 9 LEGAL INFORMATION

Copyright © 2019 Active-Semi, Inc. All rights reserved.

All information provided in this document is subject to legal disclaimers.

Active-Semi reserves the right to modify its products, circuitry or product specifications without notice. Active-Semi products are not intended, designed, warranted or authorized for use as critical components in life-support, life-critical or safety-critical devices, systems, or equipment, nor in applications where failure or malfunction of any Active-Semi product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Active-Semi accepts no liability for inclusion and/or use of its products in such equipment or applications. Active-Semi does not assume any liability arising out of the use of any product, circuit, or any information described in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Active-Semi or others. Active-Semi assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. Customers should evaluate each product to make sure that it is suitable for their applications. Customers are responsible for the design, testing, and operation of their applications and products using Active-Semi products. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. All products are sold subject to Active-Semi's terms and conditions of sale supplied at the time of order acknowledgment. Exportation of any Active-Semi product may be subject to export control laws.

Active-Semi<sup>®</sup> and Power Application Controller<sup>®</sup> are registered trademarks of Active-Semi, Inc.

The Active-Semi logo, Solutions for Sustainability<sup>TM</sup>, Micro Application Controller<sup>TM</sup>, Multi-Mode Power Manager<sup>TM</sup>, Configurable Analog Front End<sup>TM</sup>, and Application Specific Power Drivers<sup>TM</sup> are trademarks of Active-Semi, Inc.

Arm<sup>®</sup> and Cortex<sup>®</sup> are registered trademarks of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

For more information on this and other products, contact [sales@active-semi.com](mailto:sales@active-semi.com) or visit [www.active-semi.com](http://www.active-semi.com).